Ireland-based manufacturer custom designs forklifts to fit customers' warehouse space

Company can design a silo in half an hour and deliver it earlier while helping improve the quality of Mexico's food, plastics, and construction practices

OM attempts to bring Christ’s love to the darkest corners of Sham Shui Po, and to walk with those neglected by society.

An investment writer at Allan Gray discusses how investors can overcome the fear of losing money.

Daniel Kumankumah, a Penn State Great Valley software engineering student, was thrilled to land a competitive summer internship with Amazon. When he faced obstacles, he sought help from his team and succeeded in solving coding problems while gaining valuable experience, he said.

An overview of the biggest business developments in SA and beyond.

Amid coronavirus-related school closures, advocates worry Education Secretary Betsy DeVos may waive requirements of special education law if Congress signs off. Schools say it's difficult to meet some requirements during the pandemic.

Five Penn State Altoona criminal justice students participated in the third annual Federal Mock Sentencing Exercise at the United States District Court for the Western District of Pennsylvania in Johnstown on Thursday, Oct. 24.

The availability of an artificial intelligence system's training data can promote transparency and accountability of that system, according to Penn State researchers.

During special Easter outreaches to women in red light areas, outreach workers go in the knowledge that Jesus is with them and His resurrection power gives hope, strength and life.

One cabin on the Riverboat was specially set aside as a prayer room to encourage intercessory prayer at all times.

LG Display, a subsidiary of the South Korea-based conglomerate focused on display technology, unveiled a new stretchable display that can expand by 50 percent of its original size. The company introduced the new stretchable display panel last week at LG Science Park in Seoul during a meeting of more than 100 South Korean industry, academia, and research stakeholders.

Reliance Jio’s True 5G network can improve the smartphone’s battery life by up to 40 percent, a company official highlighted during the company’s earnings call for the second quarter (Q2) of FY25. The telecommunications provider leverages a standalone (SA) architecture along with other technical features for its 5G services in India and assigns the spectrum bandwidth as per the application.

A team at the Paul Scherrer Institute (PSI) has achieved a breakthrough with the Kagome superconductor RbV3Sb5, demonstrating time-reversal symmetry (TRS) breaking at 175 Kelvin. This discovery at higher temperatures than typically possible could pave the way for more energy-efficient and practical quantum systems, crucial for quantum computing and storage. The TRS-breaking properties are tunable, offering potential for further advancements in quantum technology, with implications for applications beyond laboratory settings.

Xiaomi announced the the latest operating system (OS) for its devices dubbed HyperOS 2.0 last month. A company official has now previewed another new feature which improves compatibility of Xiaomi smartphones with Apple devices such as the iPhone, enabling the user to share files easily across ecosystems.

In order to protect consumers' interest, the government has banned use of "dark patterns" on e-commerce platforms which intend to deceive customers or manipulate their choices.

Weight loss can seem like a dream if you're constantly tired and juggling hectic schedules. But is it possible to shed those extra kilos without any physical activity? Let's find out.

Los residentes de Delaware encontrarán más opciones en aseguradoras y planes, y subsidios federales incrementados continuos para ayudar con la asequibilidad; la registración se extiende hasta el 15 de Enero del 2023 NEW CASTLE (1º de Noviembre, 2022) – Saliendo de un año con sin precedentes por la inscripción en el Mercado de Seguros Médicos […]

The Delaware Division of Public Health (DPH) will join health organizations and advocates around the globe to recognize World Tuberculosis (TB) Day on Sunday, March 24. This day commemorates Dr. Robert Koch’s groundbreaking discovery of Mycobacterium tuberculosis and is used to raise awareness and increase education about the threat of TB. DPH’s Tuberculosis Elimination and […]

The Delaware Division of Public Health (DPH) hosted a Family Assistance Center (FAC) Full-Scale Exercise on Thursday, April 18, in Frankford. The exercise simulated a traffic collision with multiple coach buses and numerous injuries and fatalities. It was held to test the readiness and response capabilities of state agencies and the community. DPH collaborated with […]

“Mercado Kitsch México” presents a vibrant and eclectic exhibition inspired by the rich visual and cultural heritage of kitsch art in Mexico City. Zavala celebrates the creativity and artistic expression of the working class, who, with ingenuity and passion, combine textures, colors, and shapes to reflect their unique essence. Her Mexican heritage “has been and will continue to be my strongest inspiration. Everything about our art, culture, and traditions inspires me.”

DEPARTMENT OF JUSTICE: Fraud and Consumer Protection Division

Read the in depth Review of Xiaomi 11i Hypercharge 5G Mobile Phones. Know detailed info about Xiaomi 11i Hypercharge 5G configuration, design and performance quality along with pros & cons, Digit rating, verdict based on user opinions/feedback.

Xiaomi has recently shown off a demo for their HyperConnect feature, allowing users to share files with Apple users.

The post Xiaomi plays nice with Apple with its new HyperConnect feature appeared first on Phandroid.

Power network design and analysis of 3D-ICs is a major challenge due to the complex nature and large size of the power network. In addition, designers must deal with the complexity of routing power through the interposer, multiple dies, through-silicon vias (TSVs), and through-dielectric vias (TDVs).
Cadence’s Integrity 3D-IC Platform and Voltus IC Power Integrity Solution provide a fully integrated solution for early planning and analysis of 3D-IC power networks, 3D-IC chip-centric power integrity signoff, and hierarchical methods that significantly improve capacity and performance of power integrity (PI) signoff while maintaining a very high level of accuracy at signoff. This blog summarizes the typical design challenges faced by today’s 3D-IC designers, as discussed in our recent webinar, “Addressing 3D-IC Power Integrity Design Challenges.” Please click here to view the full webinar.

Major Trends in Advanced Chip Design

From chips to chiplets, stacked die, 3D-ICs, and more, three major trends are impacting advanced semiconductor packaging design. The first is heterogenous integration, which we define as a disaggregated approach to designing systems on chip (SoCs) from multiple chiplets. This approach is similar to system-in-package (SiP) design, except that instead of integrating multiple bare die – including 3D stacking – on a single substrate, multiple IPs are integrated in the form of chiplets on a single substrate.

The second major trend is around new silicon manufacturing techniques that leverage silicon vias (TSVs) and high-density fanout RDL. These advancements mean that silicon is becoming a more attractive material for packaging, especially when high bandwidth and form factor become key attributes in the end design. This brings new design and verification challenges to most packaging engineers who typically work with organic and ceramic substrate materials.

Finally, on the ecosystem side, all the large semiconductor foundries now offer their own versions of advanced packaging. This brings new ways of supporting design teams with technologies like reference flows and PDKs, concepts that have typically been lacking in the packaging community. Cadence has worked with many of the leading foundries and outsourced semiconductor assembly and test facilities (OSATs) to develop multi-chip(let) packaging reference flows and package assembly design kits. The downside is that, with the time restrictions designers are under today, there isn’t enough time to simulate the details of these flows and PDKs further.

For those who must make the best electro/thermal/physical decisions to achieve the best power/performance/area/cost (PPAC), factors can include accurate die size estimations, thermal feasibility, die-to-die interconnect planning, interposer planning (silicon/organic), front-to-front and front-to-back (F2F/F2B) planning, layer stack and electromigration/ IR drop (EMIR)/TSV planning, IO bandwidth feasibility, and system-level architecture selection.

3D-IC Power Network Design and Analysis

The key to success in 3D-IC design is early power integrity planning and analysis. Cadence’s Integrity 3D-IC platform is a high-capacity 3D-IC platform that enables 3D design planning, implementation, and system analysis in a single, unified cockpit. Cadence’s Voltus IC Power Integrity Solution is a comprehensive full chip electromigration, IR drop, and power analysis solution. With its fully distributed architecture and hierarchical analysis capabilities, Voltus provides very fast analysis and has the capacity to handle the largest designs in the industry. Typically, 3D-IC PDN design and analysis is performed in four phases, as shown in Figure 1.

Phase 1 - Perform early power delivery network (PDN) exploration with each fabric’s PDN cascaded in system PI with early circuit models.

Phase 2 – Plan 3D-IC PDNs in Cadence’s Integrity 3D-IC platform, including micro bumps, TSVs, and through dielectric vias (TDVs), power grid synthesis for dies, and early rail analysis and optimization.

Phase 3 – Perform full chip-centric signoff in Voltus with detailed die, interposer, and package models, including chip die models, while keeping some dies flat.

Phase 4 – Perform full system-level signoff with Cadence’s Sigrity SystemPI using detailed extracted package models from Sigrity XtractIM, board models from Sigrity PowerSI or Clarity 3D Solver, interposer models from XtractIM or Voltus, and chip power models from Voltus.

Figure 1. 3D-IC PDN design and analysis phases

3D-IC Chip-Centric Signoff

The integration of Integrity 3D-IC and Voltus enables chip-centric early analysis and signoff. Figure 2 and Figure 3 highlight the chip centric early PI optimization and signoff flows. In early analysis, the on-chip power networks are synthesized, and the micro bumps and TSVs can be placed and optimized. In the signoff stage, all the detailed design data is used for power analysis, and detailed models are extracted and used for package, interposer, and on-die power networks.

Figure 2. Early chip-centric PI analysis and optimization flow

Figure 3. Chip-centric 3D-IC PI signoff

Hierarchical 3D-IC PI Analysis

To improve the capacity and performance of 3D-IC PI analysis, Voltus enables hierarchical analysis using chiplet models. Chiplet models can be reduced chip models in spice format or more accurate xPGV models which are highly accurate proprietary models generated by Voltus. With xPGV models, the hierarchical PI analysis has almost the same accuracy as flat analysis but offers 10X or higher benefit in runtime and memory requirements.

Conclusion

This blog has highlighted the major design trends enabled by advanced 3D packaging and the design challenges arising from these advancements. The design of power delivery networks is one of these major challenges. We have discussed Cadence solutions to overcome this PI challenge. To learn more, view our recent webinar, "Addressing 3D-IC Power Integrity Design Challenges" and visit the Voltus web page.

Melika Roshandell, Cadence product marketing director for the Celsius Thermal Solver, recently published an article in Designing Electronics discussing how the use of modern thermal analysis techniques can help engineers meet the challenges of today’s complex electronic designs, which require ever more functionality and performance to meet consumer demand.

Today’s modern electronic designs require ever more functionality and performance to meet consumer demand. These requirements make scaling traditional, flat, 2D-ICs very challenging. With the recent introduction of 3D-ICs into the electronic design industry, IC vendors need to optimize the performance and cost of their devices while also taking advantage of the ability to combine heterogeneous technologies and nodes into a single package. While this greatly advances IC technology, 3D-IC design brings about its own unique challenges and complexities, a major one of which is thermal management.

To overcome thermal management issues, a thermal solution that can handle the complexity of the entire design efficiently and without any simplification is necessary. However, because of the nature of 3D-ICs, the typical point tool approach that dissects the design space into subsections cannot adequately address this need. This approach also creates a longer turnaround time, which can impact critical decision-making to optimize design performance. A more effective solution is to utilize a solver that not only can import the entire package, PCB, and chiplets but also offers high performance to run the entire analysis in a timely manner.

Celsius Thermal Management Solutions

Cadence offers the Celsius Thermal Solver, a unique technology integrated with both IC and package design tools such as the Cadence Innovus Implementation System, Allegro PCB Designer, and Voltus IC Power Integrity Solution. The Celsius Thermal Solver is the first complete electrothermal co-simulation solution for the full hierarchy of electronic systems from ICs to physical enclosures. Based on a production-proven, massively parallel architecture, the Celsius Thermal Solver also provides end-to-end capabilities for both in-design and signoff methodologies and delivers up to 10X faster performance than legacy solutions without sacrificing accuracy.

By combining finite element analysis (FEA) for solid structures with computational fluid dynamics (CFD) for fluids (both liquid and gas, as well as airflow), designers can perform complete system analysis in a single tool. For PCB and IC packaging, engineering teams can combine electrical and thermal analysis and simulate the flow of both current and heat for a more accurate system-level thermal simulation than can be achieved using legacy tools. In addition, both static (steady-state) and dynamic (transient) electrical-thermal co-simulations can be performed based on the actual flow of electrical power in advanced 3D structures, providing visibility into real-world system behavior.

Designers are already co-simulating the Celsius Thermal Solver with Celsius EC Solver (formerly Future Facilities’ 6SigmaET electronics thermal simulation software), which provides state-of-the-art intelligence, automation, and accuracy. The combined workflow that ties Celsius FEA thermal analysis with Celsius EC Solver CFD results in even higher-accuracy models of electronics equipment, allowing engineers to test their designs through thermal simulations and mitigate thermal design risks.

Conclusion

As systems become more densely populated with heat-dissipating electronics, the operating temperatures of those devices impact reliability (device lifetime) and performance. Thermal analysis gives designers an understanding of device operating temperatures related to power dissipation, and that temperature information can be introduced into an electrothermal model to predict the impact on device performance. The robust capabilities in modern thermal management software enable new system analyses and design insights. This empowers electrical design teams to detect and mitigate thermal issues early in the design process—reducing electronic system development iterations and costs and shortening time to market.

To learn more about Cadence thermal analysis products, visit the Celsius Thermal Solver product page and download the Cadence Multiphysics Systems Analysis Product Portfolio.

Melika Roshandell talks with David Malinak in a Microwaves & RF QuickChat video about the thermal challenges in today’s complex electronic designs and how the Celsius solver uniquely addresses them.(read more)

By combining finite element analysis with computational fluid dynamics, designers can perform complete thermal system analysis using a single tool.(read more)

The world of electronics design thrives on efficient tools that bridge the gap between concept and silicon. Virtuoso Digital Implementation is a powerful ally for mixed-signal designs, which integrate both analog and digital components. This blog post will examine Virtuoso Digital Implementation's capabilities and explore how it can streamline your mixed-signal design workflow.

Virtuoso Digital Implementation in a Nutshell

Virtuoso Digital Implementation is a license package within the Cadence Virtuoso Design Platform. It offers a streamlined RTL-to-GDSII flow to implement smaller digital blocks within a mixed-signal design environment. Here's what makes Virtuoso Digital Implementation stand out:

• Focus on Small Digital Blocks: Optimized for digital blocks with an instance count of up to 50,000 (expandable to 150,000 with specific configurations), Virtuoso Digital Implementation is ideal for integrating digital logic into your analog-centric design.
• Leveraging Industry Leaders: Virtuoso Digital Implementation utilizes cut-down versions of the renowned Cadence Genus Synthesis Solution and Innovus Implementation System under the hood. This ensures you get access to proven technologies for logic optimization and place-and-route.
• Seamless Integration with the Virtuoso Environment: Virtuoso Digital Implementation's key advantage is its tight integration with the Virtuoso Layout Suite. You can launch the synthesis and place-and-route tools directly from the Virtuoso environment, eliminating the need to switch between platforms.

Benefits of Using Virtuoso Digital Implementation

 By incorporating Virtuoso Digital Implementation into your mixed-signal design flow, you can get several benefits:

• Simplified Workflow: Virtuoso Digital Implementation offers a centralized environment for both digital block implementation and layout editing within the Virtuoso environment. This reduces context switching and streamlines the design process.
• Faster Time-to-Market: Virtuoso Digital Implementation's streamlined workflow can significantly reduce design turnaround times, allowing you to get your product to market quicker.
• Improved Design Quality: Leveraging industry-leading synthesis and place-and-route engines from Cadence ensures high-quality digital block implementation within your mixed-signal design.

Who Should Consider Virtuoso Digital Implementation?

 Virtuoso Digital Implementation is a valuable tool for anyone working on mixed-signal designs with smaller digital blocks. It's particularly well-suited for:

• Analog IC designers who need to integrate digital logic into their designs.
• Circuit design teams working on mixed-signal applications like data converters, power management ICs, and RF transceivers.

Virtuoso Digital Implementation provides a compelling solution for designers working on mixed-signal projects. Its streamlined workflow, tight integration with the Virtuoso design platform, and access to proven digital design tools can significantly improve design efficiency and time-to-market. Virtuoso Digital Implementation is worth considering if you're looking to optimize your mixed-signal design flow.

I am here to help and guide you on how to learn more about Virtuoso Digital Implementation flow.

Welcome to Virtuoso Digital Implementation, an online course recently released. This course teaches implementing digital blocks using Cadence tools based on the Virtuoso Digital Implementation flow. Also, you can download a lab database after the lecture and get hands-on experience in each stage.

Want to Enroll in this Course?

We organize this Virtuoso Digital Implementation training for you as a "Blended" or "Live" training. Please reach out to Cadence Training for further information.

Register for the Online Training with the following steps:

• Log on to cadence.com with your registered Cadence ID and password.
• Select Learning from the menu > Online Courses.
• Search for Virtuoso Digital Implementation using the search bar.
• Select the course and click Enroll.

And don't forget to obtain your Digital Badge after completing the training!

Related Resources

Online Courses

• Cadence RTL-to-GDSII Flow v6.0
• Virtuoso Digital Implementation Training

Training Byte Videos

• How Do You Run Placement Optimization in the Innovus Implementation System?
• How to Run the Synthesis Without DFT?
• How to Run the Synthesis Flow with DFT?
• Creating Power Rings, Power Stripes, and Power Rails in the Innovus Implementation System
• How to Run Power Analysis and Analyze the Results in Innovus?

Happy Learning!

What kind of vehicle is the 2025 Mercedes-Benz E-Class? What does it compare to? Mercedes-Benz’s E-Class is offered as a sedan or wagon with several powertrain choices. It squares off well against the BMW 5-Series and Audi A6 as well as the Volvo S90. Is the 2025 Mercedes-Benz E-Class a good car? It is a fine choice. The E-Class boasts a...

What kind of vehicle is the 2025 Mercdes-Benz S-Class? What does it compare to? The S-Class is Mercedes-Benz’s top sedan. It’s similar in concept to the BMW 7-Series and Audi A8, as well as the Lexus LS. Is the 2025 Mercdes-Benz S-Class a good car? It’s about as good as a sedan can get. The S-Class brims with tech and style, and...

What kind of vehicle is the 2025 Mercedes-Benz EQS? What does it compare to? The EQS is Mercedes-Benz’s top electric luxury car. Compare it to the EQS SUV, plus the BMW i7 and Tesla Model S. Is the 2025 Mercedes-Benz EQS a good car? It is an appealing enough choice overall, but one that doesn’t have the bank-vault solidty and myriad...

What kind of vehicle is the 2025 Mercedes-Benz EQS SUV? What does it compare to? The EQS is Mercedes-Benz’s biggest all-electric SUV. Shop it against the Rivian R1S, Audi Q8 E-Tron, BMW iX, and Tesla Model X. Is the 2025 Mercedes-Benz EQS SUV a good car/SUV? The EQS has attractive styling and lots of features, though it is very expensive...

Alpine F1 team will make switch to Mercedes-Benz AMG power units in 2026 Agreement lasts until at least 2030 Former supplier Renault is ending F1 power unit program to focus on EV technology The Alpine Formula 1 team on Tuesday announced plans to switch to power units and gearboxes from Mercedes-Benz AMG starting in 2026, when F1 is due to...

LG has unveiled a stretchable display that can expand up to 50 percent.

Australian wine was showcased to retailers, distributors, sommeliers and media at key tasting events in Korea.

Auxin Solar named more than a dozen companies in its petition to Commerce Department officials.

MISO's long implementation date for Order 2222 is another reason FERC should schedule a technical conference sooner than later.

The Federal Energy Regulatory Commission has received two applications for preliminary permits for a pumped storage project at Lake Elsinore in California.

The NVIDIA app — officially releasing today — is a companion platform for content creators, GeForce gamers and AI enthusiasts using GeForce RTX GPUs.

From call centers to factories to hospitals, AI is sweeping Japan. Undergirding it all: the exceptional resources of the island nation’s world-class universities and global technology leaders such as Fujitsu, The Institute of Science Tokyo, NEC and NTT. NVIDIA software — NVIDIA AI Enterprise for building and deploying AI agents and NVIDIA Omniverse for bringing Read Article

CHINA’S first commercial spacecraft launch site is ready for operations in south China’s Hainan Province, having completed a rocket launch simulation rehearsal using its two launch pads. According to

Check here each week to keep up with the latest from John MacArthur's pulpit at Grace Community Church.