Chinese President Xi Jinping promised on Monday to lower tariffs, broaden market access and import more from overseas at the start of a trade expo designed to demonstrate goodwill amid mounting frictions with the United States and others.

Western bigwigs were a no-show at China’s biggest web conference.

Pakistan on Monday conferred its highest civilian award Nishan-e-Pakistan on Saudi Crown Prince Mohammad bin Salman for his “outstanding support” in reinvigorating the ties between the two countries.

The biggest palm oil producers stepped up lobbying in Brussels to defend its future in the European market.

The agency said the rating on India Infoline Finance's corporate family rating, foreign and local currency debt and its senior secured MTN programme ratings, and also senior unsecured debt rating are placed under review for downgrade. 

Loan waiver schemes for agricultural loans introduced by some of the state governments may also help reduce stress to some extent.

Warburg Pincus affiliate Dayside Investment Ltd and insurance firms ICICI Prudential Life Insurance Company, HDFC Life Insurance, and Bajaj Allianz Life Insurance will infuse capital in the lender.

Indian luxury train, the Indian Maharaja, has bagged the award for the Best Asian Luxury Train for the third year in a row. The train was felicitated at World Travel Awards 2012, quoted by Wall Street Journal as “the travel industry’s equivalent to the Oscars”. The awards are...

Popular Indian luxury train, The Maharaja’s Express, has been awarded World’s Leading Luxury Train 2012 at the World Travel Awards 2012 held in New Delhi yesterday. The train was one of the contenders for the coveted title of the best luxury train in the world which included the...

The advantage of Economic Decarbonisation is that it intertwines with the modernization of all industries. Excessive dependence on fossil fuels does more damage than good, it may guarantee temporary energy security but the side-effects are way too disastrous to continue using this as ‘energy- steroids’.

Emission of the green house at the current levels will cause catastrophe in most parts of the world with some ecosystems expected to collapse by 2030.

Britain's Culture Secretary Oliver Dowden warned Friday that the Premier League does not yet have the "green light" to resume but restated the government's hope that the season can be completed.

A timely reminder that foundations of India’s authoritarian laws were laid right after independence, to be exploited by successive regimes

Separately, in a report released on Friday, S&P said it expected the banking systems of Indonesia and India to be among the worst hit in the Asia-Pacific region.

Why did Xiaomi not talk about one of Mi 10 5G’s biggest highlights at launch, or after? The reason is simple.

On December 19 Prince Edward Island held its final draw for 2019 and issued 111 invitations under the system of Expression of Interest. 100 of these were issued to Express Entry and Labor Impact candidates, and 11 to the Business Impact category. In…

Prince Edward Island held the first draw for the year on January 16th and has issued 123 invitations to immigration candidates.Forward looking ProgramThe PEI Provincial Nominee Program invited the candidates in the Labor Impact, and Business Impact class…

Maharajas Express added another feather in its cap as it bagged the first runner up award in the Specialist Train Operators Category awarded by the Conde Nast Traveller Readers' Travel Award. The first prize was grabbed by the Hiram Bingham Express, a luxury train by Orient Express Group....

A decade after joining politics, Manoj Tiwari is seen as one of the contenders for the top post in Delhi if the BJP wins Saturday's assembly elections -- at least by Chief Minister Arvind Kejriwal.

Mumbai Police asked residents to respect lockdown rules - and enlisted the help of some popular bands to do so.

1. 'Over 30,000 people will show up outside Anfield' if PL resumes without neutral stadiums, warns McAteer  Goal India
2. Premier League: What happens to the players on loan?  NewsBytes
3. Watford chief says at least 6 teams opposed to Premier League neutral grounds plan  Top Live News
4. Premier League Does Not Yet Have 'Green Light', UK Minister Warns  News18
5. Five best full-backs in Premier League history  NewsBytes
6. View Full coverage on Google News

Winds are from the Northwest at 24.2 gusting to 40.3 MPH (21 gusting to 35 KT). The humidity is 52%. The wind chill is 28. Last Updated on May 9 2020, 11:45 am EDT.

Govt of India has issued a strict warning against Zoom app, which has become India’s most downloaded app for March, even beating the likes of Whatsapp and Facebook, TikTok. Govt has issued guidelines on how to use this app, but more importantly, suggested not to use it. Govt of India: Zoom Is Unsafe After National […]

The post Govt Issues Strict Warning Against Zoom App; Says It’s ‘Not Safe’, Issues Guidelines Of Usage first appeared on Trak.in . Trak.in Mobile Apps: Android | iOS.

Wind River, an IoT and industrial operating system owned by Intel will be acquired by TPG, global alternative asset firm. Terms of the deal were not disclosed. Intel had bought Wind River Systems for $884 million in 2009

Wind River operates in several markets, including aerospace and defense, automotive, industrial, medical and networking technologies. Its core products in these markets are operating systems, software infrastructure platforms, device management, and simulation software. The IoT practice of Wind River provides consulting services for customers building IoT applications.

In a statement for Wind River, Nehal Raj, Partner and Head of Technology investing at TPG said “We see a tremendous market opportunity in industrial software driven by the convergence of the Internet of Things (IoT), intelligent devices and edge computing. As a market leader with a strong product portfolio, Wind River is well positioned to benefit from these trends. We are excited about the prospects for Wind River as an independent company, and plan to build on its strong foundation with investments in both organic and inorganic growth.”

Wind River’s main IoT product is Helix Device Cloud, a cloud-offering capable of managing deployed IoT devices and industrial equipment across a machine’s lifecycle. Helix can connect and manage devices remotely.

Helix platform’s key uses cases are gateway management, proactive maintenance, security updates, and device provisioning.

[News24Wire] Gauteng premier David Makhura has threatened to close all businesses in the province that fail to comply with Level 4 lockdown regulations.

New 90-day limits on work visas for Chinese journalists followed Beijing’s expulsion of American journalists and raised the threat of further retaliation by the Chinese government.

Warriors president of basketball operations Bob Myers said his organization will be "good partners" if and when the NBA regular season resumes.

The cool breeze brought the smell of hotdogs and popcorn. Laughter lingered in the air. All the sounds and scents from a tailgate party as fans, including alumni, were anticipating the football game. The colorful evening sky that only Kansas could offer was the perfect backdrop for the Indians to enter the field from the arch. The first quarter got the crowd going.

Six Haskell Volleyball players were awarded Associatio of Independent Institution Awards. 

EDA investor and former executive Jim Hogan is optimistic about automotive electronics, but he has some concerns as well. At the recent Design Automation Conference (DAC 2015), he delivered a speech titled “The Looming Quality, Reliability, and Safety Crisis in Automotive Electronics...Why is it and what can we do to avoid it?"

Hogan gave the keynote speech for IP Talks!, a series of over 30 half-hour presentations located at the ChipEstimate.com booth. Presenters included ARM, Cadence, eSilicon, Kilopass, Sidense, SilabTech, Sonics, Synopsys, True Circuits, and TSMC. Held in an informal setting, the talks addressed the challenges faced by SoC design teams and showed how the latest developments in semiconductor IP can contribute to design success.

Jim Hogan delivers keynote speech at DAC 2015 IP Talks!

Hogan talked about several phases of automotive electronics. These include assisted driving to avoid collisions, controlled automation of isolated tasks such as parallel parking, and, finally, fully autonomous vehicles, which Hogan expects to see in 15 to 20 years. The top immediate priorities for automotive electronics designers, he said, will be government regulation, fuel economy, advanced safety, and infotainment.

More Code than a Boeing 777

According to Hogan, today’s automobiles use 50-100 microcontrollers per car, resulting in a worldwide automotive semiconductor market of around $40 billion. The global market for advanced automotive electronics is expected to reach $240 billion by 2020. Software is growing faster in the automotive market than it is in smartphones. Hogan quoted a Ford vice president who observed that there are more lines of code in a Ford Fusion car than a Boeing 777 airplane.

One unique challenge for automotive electronics designers is long-term reliability. This is because a typical U.S. car stays on the road for 15 years, Hogan said. Americans are holding onto new vehicles for a record 71.4 months.

Another challenge is regulatory compliance. Aeronautics is highly regulated from manufacturing to air traffic control, and the same will probably be true of automated cars. Hogan speculated that the Department of Transportation will be the regulatory authority for autonomous cars. Today, automotive electronics providers must comply with the ISO26262 automotive functional safety specification.

So where do we go from here? “We’ve got to change our mindset,” Hogan said. “We’ve got to focus on safety and reliability and demand a different kind of engineering discipline.” You can watch Hogan’s entire presentation by clicking on the video icon below, or clicking here. You can also watch other IP Talks! videos from DAC 2015 here.

https://youtu.be/qL4kAEu-PNw

Richard Goering

Related Blog Posts

DAC 2015: See the Latest in Semiconductor IP at “IP Talks!”

Automotive Functional Safety Drives New Chapter in IC Verification

Hello,

After deleting cells using the following loop:

foreach(cellId ddGetObj(libName)~>cells
    ddDeleteObj(cellId)
)

the following warnings are printed in the CIW:

*WARNING* (SCH-2162): "... symbol" has been updated since "... schematic" was last saved. Validate that the schematic is correct and run Check and Save to suppress this warning.
*WARNING* (DB-270337): dbGetInstHeaderMaster: Failed to open cellview '...' from library '...' in read-only mode because the cellview does not exist. This cellview was instantiated in cellview '...' of library '...'. Ensure that the cellview exists in the library.

Is it possible to turn them off?

Thank you

Best regards,

Aldo

Cadence has a new white paper out on Computational Software . I've written on these topics in Breakfast Bytes, most recently in the posts: Computational Software System Analysis: Computational...

[[ Click on the title to access the full blog on the Cadence Community site. ]]

For a project, we depend on capturing warnings. This works fine in Virtuoso but behaves differently in Allegro.

In our observations

Virtuoso:

>>> warn("Hello")

*WARNING* Hello

Allegro:

>>> warn("Hello")

*WARNING* Hello

But when we capture the warning:

Virtuoso:

>>> warn("Hello") getWarn()

"Hello"

Allegro:

>>> warn("Hello") getWarn()

"*WARNING* Hello"

This is a Problem for because we put an empty String in the warn and depend on the fact that no Warning results in an empty String but on Allegro the output always begins with *WARNING*

Is there a way to make the behavior consistent in both versions?

Hi,

I tried to open my layout by Library Manager, but the Virtuoso CIW window sometimes pops up the follow WARNING messages( as picture depicts). Thus, layout can't open.

Sometimes, I try to reconfigure ICADV12.3 by the iscape and restart my VM and then it incredibly works! But, often not!

So, If anyone knows what it is going on. Please let me know! Thanks!

Appreciated so much   

Key Findings: Advantest, in mixed-signal SoC design, sees 50X speedup, 25 day test reduced to 12 hours, dramatic test coverage increase.

Trolling through the CDNLive archives, I discovered another gem. At the May 2013 CDNLive in Munich, Thomas Henkel and Henriette Ossoinig of Advantest presented a paper titled “Timing-accurate emulation of a mixed-signal SoC using Palladium XP”. Advantest makes advanced electronics test equipment. Among the semiconductor designs they create for these products is a test processor chip with over 100 million logic transistors, but also with lots of analog functions.They set out to find a way to speed up their full-chip simulations to a point where they could run the system software. To do that, they needed about a 50X speed-up. Well, they did it!

Figure 1: Advantest SoC Test Products

To skip the commentary, read Advantest's paper here. 

Problem Statement

Software is becoming a bigger part of just about every hardware product in every market today, and that includes the semiconductor test market. To achieve high product quality in the shortest amount of time, the hardware and software components need to be verified together as early in the design cycle as possible. However, the throughput of a typical software RTL simulation is not sufficient to run significant amounts of software on a design with hundreds of millions of transistors.  

Executing software on RTL models of the hardware means long runs  (“deep cycles”) that are a great fit for an emulator, but the mixed-signal content posed a new type of challenge for the Advantest team.  Emulators are designed to run digital logic. Analog is really outside of the expected use model. The Advantest team examined the pros and cons of various co-simulation and acceleration flows intended for mixed signal and did not feel that they could possibly get the performance they needed to have practical runtimes with software testbenches. They became determined to find a way to apply their Palladium XP platform to the problem.

Armed with the knowledge of the essential relationship between the analog operations and the logic and software operations, the team was able to craft models of the analog blocks using reduction techniques that accurately depicted the essence of the analog function required for hardware-software verification without the expense of a continuous time simulation engine.

The requirements boiled down to the following:

• Generation of digital signals with highly accurate and flexible timing

• Complete chip needs to run on Palladium XP platform

• Create high-resolution timing (100fs) with reasonable emulation performance, i.e. at least 50X faster than simulation on the fastest workstations

Solution Idea

The solution approach chosen was to simplify the functional model of the analog elements of the design down to generation of digital signal edges with high timing accuracy. The solution employed a fixed-frequency central clock that was used as a reference.Timing-critical analog signals used to produce accurately placed digital outputs were encoded into multi-bit representations that modeled the transition and timing behavior. A cell library was created that took the encoded signals and converted them to desired “regular signals”. 

Automation was added to the process by changing the netlisting to widen the analog signals according to user-specified schematic annotations. All of this was done in a fashion that is compatible with debugging in Cadence’s Simvision tool.  Details on all of these facets to follow.

The Timing Description Unit (TDU) Format

The innovative thinking that enabled the use of Palladium XP was the idea of combining a reference clock and quantized signal encoding to create offsets from the reference. The implementation of these ideas was done in a general manner so that different bit widths could easily be used to control the quantization accuracy.

Figure 2: Quantization method using signal encoding

Timed Cell Modeling

You might be thinking – timing and emulation, together..!?  Yes, and here’s a method to do it….

The engineering work in realizing the TDU idea involved the creation of a library of cells that could be used to compose the functions that convert the encoded signal into the “real signals” (timing-accurate digital output signals). Beyond some basic logic cells (e.g., INV, AND, OR, MUX, DFF, TFF, LATCH), some special cells such as window-latch, phase-detect, vernier-delay-line, and clock-generator were created. The converter functions were all composed from these basic cells. This approach ensured an easy path from design into emulation.

The solution was made parameterizable to handle varying needs for accuracy.  Single bit inputs need to be translated into transitions at offset zero or a high or low coding depending on the previous state.  Single bit outputs deliver the final state of the high-resolution output either at time zero, the next falling, or the next rising edge of the grid clock, selectable by parameter. Output transitions can optionally be filtered to conform to a configurable minimum pulse width.

Timed Cell Structure

There are four critical elements to the design of the conversion function blocks (time cells):

                Input conditioning – convert to zero-offset, optional glitch preservation, and multi-cycle path

                Transition sorting – sort transitions according to timing offset and specified precedence

                Function – for each input transition, create appropriate output transition

                Output filtering – Capability to optionally remove multiple transitions, zero-width, pulses, etc.

Timed Cell Caveat

All of the cells are combinational and deliver a result in the same cycle of an input transition. This holds for storage elements as well. For example a DFF will have a feedback to hold its state. Because feedback creates combinational loops, the loops need a designation to be broken (using a brk input conditioning function in this case – more on this later). This creates an additional requirement for flip-flop clock signals to be restricted to two edges per reference clock cycle.

Note that without minimum width filtering, the number of output transitions of logic gates is the sum of all input transitions (potentially lots of switching activity). Also note that the delay cell has the effect of doubling the number of output transitions per input transition.

Figure 3: Edge doubling will increase switching during execution

SimVision Debug Support

The debug process was set up to revolve around VCD file processing and directed and viewed within the SimVision debug tool. In order to understand what is going on from a functional standpoint, the raw simulation output processes the encoded signals so that they appear as high-precision timing signals in the waveform viewer. The flow is shown in the figure below.

Figure 4: Waveform post-processing flow

The result is the flow is a functional debug view that includes association across representations of the design and testbench, including those high-precision timing signals.

Figure 5: Simvision debug window setup

Overview of the Design Under Verification (DUV)

Verification has to prove that analog design works correctly together with the digital part. The critical elements to verify include:

• Programmable delay lines move data edges with sub-ps resolution

• PLL generates clocks with wide range of programmable frequency

• High-speed data stream at output of analog is correct

These goals can be achieved only if parts of the analog design are represented with fine resolution timing.

Figure 6: Mixed-signal design partitioning for verification

How to Get to a Verilog Model of the Analog Design

There was an existing Verilog cell library with basic building blocks that included:

- Gates, flip-flops, muxes, latches

- Behavioral models of programmable delay elements, PLL, loop filter, phase detector

With a traditional simulation approach, a cell-based netlist of the analog schematic is created. This netlist is integrated with the Verilog description of the digital design and can be simulated with a normal workstation. To use Palladium simulation, the (non-synthesizable) portions of the analog design that require fine resolution timing have to be replaced by digital timing representation. This modeling task is completed by using a combination of the existing Verilog cell library and the newly developed timed cells.

Loop Breaking

One of the chief characteristics of the timed cells is that they contain only combinational cells that propagate logic from inputs to outputs. Any feedback from a cell’s transitive fanout back to an input creates a combinational loop that must be broken to reach a steady state. Although the Palladium XP loop breaking algorithm works correctly, the timed cells provided a unique challenge that led to unpredictable results.  Thus, a process was developed to ensure predictable loop breaking behavior. The user input to the process was to provide a property at the loop origin that the netlister recognized and translated to the appropriate loop breaking directives.

Augmented Netlisting

Ease of use and flow automation were two primary considerations in creating a solution that could be deployed more broadly. That made creating a one-step netlisting process a high-value item. The signal point annotation and automatic hierarchy expansion of the “digital timing” parameter helped achieve that goal. The netlister was enriched to identify the key schematic annotations at any point in the hierarchy, including bit and bus signals.

Consistency checking and annotation reporting created a log useful in debugging and evolving the solution.

Wrapper Cell Modeling and Verification

The netlister generates a list of schematic instances at the designated “netlister stop level” for each instance the requires a Verilog model with fine resolution timing. For the design in this paper there were 160 such instances.

The library of timed cells was created; these cells were actually “wrapper” cells comprised of the primitives for timed cell modeling described above. A new verification flow was created that used the behavior of the primitive cells as a reference for the expected behavior of the composed cells. The testing of the composed cells included had the timing width parameter set to 1 to enable direct comparison to the primitive cells. The Cadence Incisive Enterprise Simullator tool was successfully employed to perform assertion-based verification of the composed cells versus the existing primitive cells.

Mapping and Long Paths

Initial experiments showed that inclusion of the fine resolution timed cells into the digital emulation environment would about double the required capacity per run. As previously pointed out, the timed cells having only combinational forward paths creates a loop issue. This fact also had the result of creating some such paths that were more than 5,000 steps of logic. A timed cell optimization process helped to solve this problem. The basic idea was to break the path up by adding flip-flops in strategic locations to reduce combinational path length. The reason that this is important is that the maximum achievable emulation speed is related to combinational path length.

Results

Once the flow was in place, and some realistic test cases were run through it, some further performance tuning opportunities were discovered to additionally reduce runtimes (e.g., Palladium XP tbrun mode was used to gain speed). The reference used for overall speed gains on this solution was versus a purely software-based solution on the highest performance workstation available.

The findings of the performance comparison were startlingly good:

• On Palladium XP, the simulation speed is 50X faster than on Advantest’s fastest workstation

• Software simulation running 25 days can now be run in 12 hours -> realistic runtime enables long-running tests that were not feasible before

• Now have 500 tests that execute once in more than 48 hours

• They can be run much more frequently using randomization and this will increase test coverage dramatically

Steve Carlson

visit News18 Urdu for latest news, breaking news, news headlines and updates from Warangal on politics, sports, entertainment, cricket, crime and more.

visit News18 Urdu for latest news, breaking news, news headlines and updates from Haridwar on politics, sports, entertainment, cricket, crime and more.

visit News18 Urdu for latest news, breaking news, news headlines and updates from Rewari on politics, sports, entertainment, cricket, crime and more.

visit News18 Urdu for latest news, breaking news, news headlines and updates from Kawardha on politics, sports, entertainment, cricket, crime and more.

visit News18 Urdu for latest news, breaking news, news headlines and updates from Kupwara on politics, sports, entertainment, cricket, crime and more.

visit News18 Urdu for latest news, breaking news, news headlines and updates from Wardha on politics, sports, entertainment, cricket, crime and more.

visit News18 Gujarati for latest news, breaking news, news headlines and updates from Sankheswar on politics, sports, entertainment, cricket, crime and more.

visit News18 Urdu for latest news, breaking news, news headlines and updates from Bageshwar on politics, sports, entertainment, cricket, crime and more.

visit News18 Urdu for latest news, breaking news, news headlines and updates from Bhilwara on politics, sports, entertainment, cricket, crime and more.

visit News18 Urdu for latest news, breaking news, news headlines and updates from Alwar on politics, sports, entertainment, cricket, crime and more.

visit News18 Urdu for latest news, breaking news, news headlines and updates from Chhindwara on politics, sports, entertainment, cricket, crime and more.

visit News18 Urdu for latest news, breaking news, news headlines and updates from Banswara on politics, sports, entertainment, cricket, crime and more.