Statewide, DEL. (August 7, 2024) – The Delaware Division of the Arts is investing nearly $4.5 million in more than 100 arts and community organizations that will serve Delawareans statewide with arts programming and services, arts education, and arts marketing and promotion. This first round of funding for FY2025 includes General Operating Support, Project Support, […]

NEW CASTLE, Del. – Governor John Carney on Wednesday, August 7, joined Speaker of the House Valerie Longhurst, Secretary of Education Mark Holodick, other elected officials, and advocates to sign two pieces of legislation that support student mental health in schools.   Governor Carney signed House Bill 200 and House Substitute 1 for House Bill 5 at […]

WILMINGTON, Del. – Governor Carney joined members of the General Assembly and advocates on Thursday, August 15, to sign a package of bills that will make Delaware’s neighborhoods and higher education campuses safer.   Legislation signed Thursday includes House Bill 311, House Substitute 1 for House Bill 342, House Substitute 1 for House Bill 270, and House Bill 155. […]

The OWAA's Delaware Women Status Report highlights advances in women's leadership and health while noting ongoing issues like wage gaps and high childcare costs. Read the full report at OWAA’s website.

The Delaware Drug Overdose Fatality Review Commission (DOFRC) has released its third annual report to Governor John Carney and the General Assembly, announced Attorney General Kathy Jennings. The report examines a sample of 148 cases from fatal overdoses that occurred in 2021, and includes data collected from death certificates, medical records, legal records, and treatment history.  The […]

Dover, Del. September XX, 2024 – The Delaware State Housing Authority (DSHA) is excited to announce the launch of its new Landlord Incentive Program, designed to enhance housing opportunities for individuals and families holding Section 8 Housing Choice Vouchers (HCV). The Delaware State Housing Authority’s HCV program provides housing subsidies to eligible low-income individuals and […]

Free one-on-one counseling saved Delawareans $3.8M in 2023 As Medicare Open Enrollment approaches, the Delaware Department of Insurance and its Medicare Assistance Bureau (DMAB) are sharing their annual consumer information update. From October 15 to December 7, consumers can join, switch, or drop a Medicare Prescription Drug Plan (Part D) or Medicare Advantage Plan. DMAB’s […]

Under Lt. Governor Hall-Long’s leadership, efficiencies to the Board of Pardons have significantly reduced wait times, streamlined processes and ultimately help Delawareans achieve stability in all aspects of life    DOVER, Del. – More Delawareans have been recommended for and been granted a pardon or commutation during the past eight years than at any point […]

Kindergarteners across Delaware are participating in the Kindergarten Oral Health Screening Program for the first time this school year, provided by the Bureau of Oral Health and Dental Services (BOHDS) within the Delaware Division of Public Health (DPH). This new annual program is intended to improve the oral health of Delaware children and prepare them for […]

WILMINGTON, Del. – Today, Delaware Governor John Carney, U.S. Senators Tom Carper and Chris Coons and U.S. Representative Lisa Blunt Rochester (all D-Del.) announced $127.5 million for Port Wilmington as part of the U.S. Environmental Protection Agency’s (EPA) Clean Ports Program, a $3 billion investment by the Biden-Harris Administration in zero-emission port equipment and infrastructure. The […]

Some 1,000 pounds of 12- to 13-inch rainbow trout were stocked in White Clay Creek by the DNREC Division of Fish and Wildlife from near the Pennsylvania state line downstream to Newark, offering fall and winter fishing opportunities for Delaware anglers.

WILMINGTON, Del. – Governor John Carney, on Monday, released the eighth annual report of the Government Efficiency and Accountability Review (GEAR) Board. Governor Carney established GEAR under Executive Order #4 in February 2017 to identify ways for state government to sustain its culture of continuous improvement. Specifically, GEAR aims to improve the quality, efficiency, and […]

DEPARTMENT OF EDUCATION: Office of the Secretary

Kerala Chief Minister and veteran Marxist leader Pinarayi Vijayan intensified his attack on the Congress, alleging that its general secretary, Priyanka Gandhi Vadra, is contesting the Wayanad Lok Sabha by-election with the backing of Jamaat-e-Islami.

Read the in depth Review of Mi Portable Bluetooth Speaker (16W) Audio Video. Know detailed info about Mi Portable Bluetooth Speaker (16W) configuration, design and performance quality along with pros & cons, Digit rating, verdict based on user opinions/feedback.

Read the in depth Review of Dizo Watch 2 Sports Wearable Devices. Know detailed info about Dizo Watch 2 Sports configuration, design and performance quality along with pros & cons, Digit rating, verdict based on user opinions/feedback.

Read the in depth Review of Sennheiser SPORT True Wireless Audio Video. Know detailed info about Sennheiser SPORT True Wireless configuration, design and performance quality along with pros & cons, Digit rating, verdict based on user opinions/feedback.

You can now port from Airtel to Jio and vice versa through these easy 4 steps.

A Delhi government report has attributed nearly 24 per cent of the total about 89,000 deaths registered in the national capital in 2023 to infectious and parasitic diseases like cholera, diarrhoea, tuberculosis and hepatitis B, among others.

1. Pakistan Government's Firm Stance On Champions Trophy, Report Says PCB Told To...  NDTV Sports
2. ICC in a catch-22 situation amid PCB's steadfast stance on hosting Champions Trophy  Cricbuzz
3. Champions Trophy: PCB wants an explanation in writing from India for refusal to travel  ESPNcricinfo
4. 'Duniya bewakoof hai': Basit Ali gives unique solution to India-Pakistan Champions Trophy stand-off  The Times of India
5. Champions Trophy : Rizwan's welcome message for KL Rahul and Suryakumar  India Today

This new Corporate Social Responsibility (CSR) Practices in India Report 2020 is a must read

Report on Corporate Social Responsibility (CSR) in Indian BFSI sector.

LEF allows the same port with multiple shape definitions. Does anybody know if innovus can create multiple duplicate shapes associated with the same port? Assume they are connected outside the block with perfect timing synchronization. Thank you!

We are currently setting up the Tempus flow and have ran into some mismatched data regarding ECO and timing reports. I generated a timing report before running ECO and saw six total setup violations. When running opt_signoff -setup, the initial setup summary that was printed in the shell only showed one violation. I can see that violation from the initial setup summary in my pre-ECO timing report and it is not the worst path. Upon further investigation, I forced the tool to try to fix setup on one of the other five violations from the timing report using the opt_signoff_select_setup_endpoints attribute and the tool said that the endpoint had positive slack and would be ignored.

Has anyone experienced something like this before?

Hi everyone. 

I'm very a new cadence user. I'm not good at using it and quite lost in finding a way to get the results. With the topic, I would like to ask you for some suggestions to improve my cadence skills.

I have some digital decision logic. Some are combinational logic, some are sequential logic that I would like to import or generate random input combination to the inputs of my decision logic to get the maximum, minimum, and average delay power dissipation and area when feeding the different input combination.

My logic has 8-bit, 16-bit, and 32-bit input. The imported data tends to be decimal numbers.

I would like to ask you:

- which tool(s) are the most appropriate to import and feed the different combination to my decision logic?

- which tool is the most appropriate to synthesis with different number of input? - I have used Genus Synthesis Solution so far. However with my skill right now I can only let Genus synthesize my Verilog code one setup at a time. I'm not sure if I there is anyway I can feed a lot of input at a time and get those results (min, max, average of delay, power dissipation and area)

- which language or scripts I should pick up to use and achieve these results?

-where can I find information to solve my problem? which information shall I look for?

Thank you so much for your time!!

Best Regards

Hi,

My query is regarding importing of layout.

After importing, we see that the imported transistor instances and vias are all referring to the library in which they are imported, instead of referring to the technology library.

Please let me know how we can refer them to the technology library.

Will surely provide more details if my query is unclear.

Thanks,

Mallikarjun.

i want to read from text file two values  on two ports , i wrote  that  code, and i have that error that shown in the image below . and also the data in text file is shown as screenshot

module read_file (a,b);

electrical a,b;
integer in_file_0,data_value, valid, count0,int_value;

analog begin
@(initial_step) begin
in_file_0 = $fopen("/home/hh1667/ee610/my_library/read_file/data2.txt","r");

valid = $fscanf (in_file_0, "%b,%b" ,int_value,count0);
end

V(a) <+ int_value;
V(b) <+ count0;

end

endmodule

Hi everyone, 

Is there any method to generate "Sheet" column for a pin report like table below? The column "Name.Pin" & "Signal" can be generated easily, but I have no idea to generate the column of "Sheet Name".

The software using here are Allegro Design Entry HDL, OrCAD Capture and Allegro PCB Editor. Can these 3 software generate "Sheet Name" data?

Thank you. 

I am trying to understand the Linting process. I know that mainly JasperGold is the tool for this purpose. Though I think JasperGold is more suited for later stages of the design. As a RTL Design Engineer, I want to make sure that if another tool has the capability of doing Linting earlier in the flow. for example, does Xcelium, Genus or Confomal support linting. I have seen some contradicting information online regarding this topic, though I can't find anything related to Linting on any of these tools.

Thanks

Starting SPB 23.1, Allegro X APD lets you import/export the symbol and component properties by using Die Text-In/Out wizards. 

Exporting the symbol 

You can export the symbol by using File > Export > Die Text-Out Wizard. 

In the Die Text-Out Wizard window, you can see the newly added options, that is, Component Properties and Symbol Properties. 

This entire information including the properties will be saved in a text file. 

Importing the symbol 

You can import the same text file in Allegro X APD by using Die Text-In Wizard. 

Choose the text file you want to import. 

Symbol properties added in the text file will be visible in the Die Text-In Wizard window. 

hello, help me!

There are many change in the bump design. I want to design bump by APD.

The bump(die) is a stagger , create it by die generator. 

Because，the pin is not isometric. In order to RDL routing, so the bump is not isometric.

I move the symbol pin in APD symbol edit（as show in the picture）,  and selected symbol RBM write device file, write library symbol.

Export the bga text( bga text out) ,But the bump is not modified, the bump is still stagger.

Can you help me!

pitch2> pitch1

thanks

Is there a way to generate coverage reports, not in ucd or any other format. I have written basic covergroup and passed arguments[-covoverwrite -cov_cgsample -cov_debuglog -coverage u] to the xrun command, however I don't see anything in sim directory, nor do I see anything in the logs indicating the covergroups have been hit. How can I confirm that cover groups are getting hit and essentially observe the bins. In Questa sim, you essentially get them as part of the log itself.

Allegro part of DPI does not support scaling above 150%

Hello. I am using Cadence 17.4 tools. When I open a package symbol (.dra) or board file (.brd) in Allegro that was created in an older version of the tool I get a message like this one (as expected):

"The design created using release 17.2 will be updated for compatibility with the current software..."

If I create a symbol or board file from scratch in the 17.4 tool then open it later, I get the same message. (always referring to version 17.2 which is the previous version I was using here).

So far this has not caused me any problems, but I would like to understand why it is doing this in case I have something setup incorrectly.

I only have version 17.4 installed. I am not exporting to a downrev version when I save (i.e. not using File->Export->Downrev design…) and in User Preferences->Drawing I don’t have anything selected for database_compatibility_mode. What else might I check?

FYI here is the tool version information that I see after selecting Help->About Symbol:

OrCAD PCB Designer Standard 17.4-2019 S012 [10/26/2020] Windows SPB 64-bit Edition

Thanks -Jason

Hi,

I have a LEF file with simple definitions of pad design which uses M8, M9, and AP layers. However, I failed to import the design with CIW > Import > LEF... as I encountered "ERROR: (OALEFDEF-90019): Ignoring the line 30 in the layer map file ... as it contains a syntax error. Each entry in the layer map file must have two values, LEFLayerName and OALayerNumber separated by a blank space." All lines in the file report the same OALEFDEF-90019 error.

The tech.layermap file looks like this:


# techLayer       techPurpose     stream# dataType

ref drawing 0 0
DNW drawing 1 0
PW drawing 2 0

I exported vplan to .odf file in vManager and after editing it I imported it to vManager. The vplan was expected to be synchronized and updated. However, nothing has changed to it. Does anyone know why?

With the latest release (Sigrity and Systems Analysis 2022.1 HF2) of Clarity  3D Solver, support for encrypted component models is now available. With this functionality, vendors that supply 3D components, such as connectors, can now merge their...(read more)

Hi, in EMX I'm trying to define the ports of a CPW line as suggested in one document of the support area (i.e. P1:Gright,Gleft). The EMX simulation works fine. When I generate the schematic, I get this:

Basically, the two ground ports of each end of the CPW are properly defined as a unique node (e.g. G2_1, G2_2). 

However, when I try a simulation I get this error: 

I hope you can help me. Thanks.

Hi,

In our design team, we're looking for a strategy to make all cell views self-contained. We are struggling to do so when nport devices are involved.

The nport file requires a full path, whereas what we need is a relative path to the current path of the cell in which we're using the nport.

I have browsed through the forums & cadence support pages, but could not find a solution.

1) There is a proposal from Andrew to add the file directory in ADE option "Simulation Files." :https://community.cadence.com/cadence_technology_forums/f/rf-design/27167/s-parameter-datafile-path-in-nport . This, however, is not suitable, because the cell is not self contained.

2) The new cadence version off DataSource "cellView" in nport options:

This however is not suitable for us due to two reasons:

i- Somehow we don't get this option in the nport cell (perhaps some custom modification from our PDK team)

ii- Even if we had this option, it requires to select the library, which again makes it unsuitable: We often copy design libraries for derivative products using "Hierarchical Copy" feature. And when the library is copied, the nport will still be pointing to the old library. Thus, it is still not self-contained.

In principle, it should not be difficult (technically) to point to a text file relative to the cell directory (f.ex we can make a folder under the same cell with name "sparFiles" & place all spar files under this folder), however it does not seem to be possible.

Could you perhaps recommend us a work-around to achieve our goal: making the cells which contain nport devices self-contained so that when we copy a cell, we do not have to update all the nport file destinations ?

Thanks in advance.

My Cadence Version: IC23.1-64b.ISR4.51

My Spectre version: 23.1.0.362.isr5

Read through this blog to know more about the new Reliability Report view in Virtuoso ADE Assembler and Virtuoso ADE Explorer.(read more)

hello:

i place a symbol into my design.

on my design, i change the symbol property by unlocking the symbol and unfixing pins so that i can move pins on the symbol.

i move some pins on my design.

but when i export the symbol from my design, the symbol is not current but has the original pin location.

is there a way to retain the pin locations after moving pins on a symbol when exporting the symbol?

regards

masa

The UN Sustainable Development Goals aim to end global poverty, but poorer countries are struggling to hit them. More help from richer countries is crucial, writes Mazdak Rafaty.

Continued African development could hinge on public finance reforms.

Escalation in protests across the globe in 2019 are forecast to persist into the new decade, according to Verisk Maplecroft report.

Global FDI flows recorded a marginal 1% fall in 2019, but the value of announced greenfield investment projects plummets by 22%.

Steve Armitage, general manager of destination at Auckland Tourism, Events and Economic Development explains why the New Zealand city’s international profile is growing so fast.

Mohammad Nafees Zakaria, Pakistan’s UK high commissioner, talks about his country’s potential for foreign investors.

Uruguay-based Zonamerica has successfully expanded into Colombia and China, and is now looking to export its model to other parts of Asia and Africa.