ears

Ranking the best offensive teams in college football for the next 3 years

Here's why Clemson, Ohio State, Oklahoma and 22 more teams will have the top offenses through the next three seasons.




ears

The best lines of the past 30 years for all 31 NHL teams

We identify the top trios for each club, including best overall, cult classic and top current group. Let the debates begin!




ears

EDA Retrospective: 30+ Years of Highlights and Lowlights, and What Comes Next

In 1985, as a relatively new editor at Computer Design magazine, I was asked to go forth and cover a new business called CAE (computer-aided engineering). I knew nothing about it, but I had been writing about design for test, so there seemed to be somewhat of a connection. Little did I know that “CAE” would turn into “EDA” and that I’d write about it for the next 30 years, for Computer Design, EE Times, Cadence, and a few others.

Now that I’m about to retire, I’m looking back over those 30 years. What a ride it has been! By the numbers I covered 31 Design Automation Conferences (DACs), hundreds of new products, dozens of acquisitions and startups, dozens of lawsuits, and some blind alleys that didn’t work out (like “silicon compilation”). Chip design went from gate arrays and PLDs with a few thousand gates to processors and SoCs with billions of transistors.

In 1985 there were three big CAE vendors – Daisy Systems, Mentor Graphics, and Valid Logic. All sold bundled packages that included workstations and CAE software; in fact, Daisy and Valid designed and manufactured their own workstations. In the early 1980s a workstation with schematic capture and gate-level logic simulation might have set you back $120,000. In 1985 OrCAD, now part of Cadence, came out with a $500 schematic capture package running on IBM PCs.

Cadence and Synopsys emerged in the late 1980s, and by the 1990s the EDA industry was pretty much a software-only business (apart from specialized machines like simulation accelerators). Since the early 1990s the “big three” EDA vendors have been Cadence, Synopsys, and Mentor, giving the industry stability but allowing for competition and innovation.

Here, in my view, are some of the highlights that occurred during the past 30 years of EDA.

EDA is a Highlight

The biggest highlight in EDA is the existence of a commercial EDA industry! Marching hand in hand with the fabless semiconductor revolution, commercial EDA made it possible for hundreds of companies to design semiconductors, as opposed to a small handful that could afford large internal CAD operations and fabs. With hundreds of semiconductor companies as opposed to a half-dozen, there’s a lot more creativity, and you get the level of sophistication and intelligence that you see in your smartphone, video camera, tablet, gaming console, and car today.

CAE + CAD = EDA. This is not just a terminology issue. By the mid-1980s it became clear that front-end design (CAE) and physical design (CAD) belonged together. The big CAE vendors got involved in IC and PCB CAD, and presented increasingly integrated solutions. People got tired of writing “CAE/CAD” and “EDA” was born.

The move from gate-level design to RTL. This move happened around 1990, and in my view this is EDA’s primary technology success story during the past 30 years. Moving up in abstraction made the design and verification of much larger chips possible. Going from gate-level schematics to a hardware description language (HDL) revolutionized logic design and verification. Which would you rather do – draw all the gates that form an adder, or write a few lines of code and let a synthesis tool find an adder in your chosen technology?

Two developments made this shift in design possible. One was the emergence of commercial RTL synthesis (or “logic synthesis”) tools from Synopsys and other companies, which happened around 1990. Another was the availability of Verilog, developed by Gateway Design Automation and purchased by Cadence in 1989, as a standard RTL HDL. Although most EDA vendors at the time were pushing VHDL, designers wanted Verilog and that’s what most still use (with SystemVerilog coming on strong in the verification space).

IC functional verification underwent huge changes in the late 1990s and early 2000s, largely due to new technology developed by Verisity, which was acquired by Cadence in 2005. Before Verisity, verification engineers were writing and running directed tests in an ad-hoc manner. Verisity introduced or improved technologies such as pseudo-random test generation, coverage metrics, reusable verification IP, and semi-automated verification planning. The Verisity “e” language became a widely used hardware verification language (HVL).

The biggest way that EDA has expanded its focus has been through semiconductor IP. Today Synopsys and Cadence are leading providers in this area. Thanks to the availability of design and verification IP, many SoC designs today reuse as much as 80% of previous content. This makes it much, much faster to design the remaining portion. While IP began with fairly simple elements, today commercially available IP can include whole subsystems along with the software that runs on them. With IP, EDA vendors are providing not only design tools but design content.

Finally, the EDA industry has done an amazing job of keeping up with SoC complexity and with advanced process nodes. Thanks to intense and early collaboration between foundries, IP, and EDA providers, tools and IP have been ready for process nodes going down to 10nm.

Where Does ESL Fit?

In some ways, electronic system level (ESL) design is both a lowlight and a highlight. It’s a lowlight because people have been talking about it for 30 years and the acceptance and adoption have come very slowly. ESL is a highlight because it’s finally starting to happen, and its impact on design and verification flows could be dramatic. Still, ESL is vaguely defined and can be used to describe almost anything that happens at a higher abstraction level than RTL.

High-level synthesis (HLS) is an ESL technology that is seeing increasing use in production environments. Current HLS tools are not restricted to datapaths, and they produce RTL code that gives better quality of results than hand-written RTL. Another ESL methodology that’s catching on is virtual prototyping, which lets software developers write software pre-silicon using SystemC models. Both HLS and virtual prototyping are made possible by the standardization of SystemC and transaction-level modeling (TLM). However, it’s still not easy to use the same SystemC code for HLS and virtual prototyping.

And Now, Some Lowlights

Every new industry has some twists and turns, and EDA is no exception. For example, the EDA industry in the 1980s and 1990s sparked a lot of lawsuits. At EE Times my colleagues and I wrote a number of articles about EDA legal disputes, mostly about intellectual property, trade secrets, or patent issues. Over the past decade, fortunately, there have been far fewer EDA lawsuits than we had before the turn of the century.

Another issue that was troublesome in the 1980s and 1990s was so-called “standards wars.” These would occur as EDA vendors picked one side or the other in a standards dispute. For example, power intent formats were a point of conflict in the early 2000s, but the Common Power Format (CPF) and the Unified Power Format (UPF) are on the road to convergence today with the IEEE 1801 effort. As mentioned previously, Verilog and VHDL were competing for adoption in the early 1990s. For the most part, Verilog won, showing that the designer community makes the final decision about which standards will be used.

How on earth did there get to be something like 30 DFM (design for manufacturability) companies 10-12 years ago? To my knowledge, none of these companies are around today. A few were acquired, but most simply faded away. A lot of investors lost money. Today, VCs and angel investors are funding very few EDA or IP startups. There are fewer EDA startups than there used to be, and that’s too bad, because that’s where a lot of the innovation comes from.

Here’s another current lowlight -- not enough bright engineering or computer science students are joining EDA companies. They’re going to Google, Apple, Facebook, and the like. EDA is perceived as a mature industry that is still technically very difficult. We need to bring some excitement back into EDA.

Where Is EDA Headed?

Now we come to what you might call “headlights” and look at what’s coming. My list includes:

  • System Design Enablement. This term has been coined by Cadence to describe a focus on whole systems or end products including chips, packages, boards, embedded software, and mechanical components. There are far more systems companies than semiconductor companies, leaving a large untapped market that’s looking for solutions.
  • New frontiers for EDA. At a 2015 Design Automation Conference speech, analyst Gary Smith suggested that EDA can move into markets such as embedded software, mechanical CAD, biomedical, optics, and more.
  • Vertical markets. EDA has until now been “horizontal,” providing the same solution for all market segments. Going forward, markets like consumer, automotive, and industrial will have differing needs and will need optimized tools and IP.
  • Internet of Things. This is a current buzzword, but the impact on EDA remains uncertain. Many IoT devices will be heavily analog, use mature process nodes, and be dirt cheap. Lip-Bu Tan, Cadence CEO, recently pointed out that the silicon percentage of IoT revenue will be small and that a lot of the profits will be on the service side.

Moving On

For the past six years I’ve been writing the Industry Insights blog at Cadence.com. All things change, and with this post comes a farewell – I am retiring in late June and will be pursuing a variety of interests other than EDA. I’ll be watching, though, to see what happens next in this small but vital industry. Thanks for reading!

Richard Goering

 




ears

Celebrating Five Years of Performance-Optimized Arm-Based SoCs: Now including AMBA5

It’s been quite a long 5-year journey building and deploying Performance Analysis, Verification, and Debug capabilities for Arm-based SoCs. We worked with some of the smartest engineers on the planet. First with the engineers at Arm, with whom we...(read more)




ears

100 years of Ray: ক্যামেরার সামনে সত্যজিৎ, সাড়ে সাত মিনিটের 'A Ray of Genius'







ears

Nigerian Airline Ticket Fraudster Gets 8 Years










ears

Hands-On With The IBM 5150, Thirty Years Later




ears

IBM: Mind Reading Is Less Than Five Years Away. For Real.









ears

Anonymous Hacker Gets 6 Years For Some Lame DDoS Attacks










ears

Tirana: 100 years of growth

Celebrating its centennial, Albania’s capital is ranked among fDi’s top five mid-sized European Cities of the Future 2020/2021 for Cost Effectiveness





ears

Chile returns to FDI growth after three years

Data from fDi Markets shows that after a lean few years Chile's FDI landscape is recovering in impressive fashion.




ears

New Tesla Roadster likely years away from production

At the reveal of Tesla's redesigned Roadster in 2017, the company said the car would start production in 2020. At the time we said the company was notorious for being late on deadlines, and we were right to say it. In a podcast interview with comedian Joe Rogan on Thursday, Tesla CEO Elon Musk said the redesigned Roadster would be pushed back to...




ears

Historic Les Cedres generating station enters 100 years of operation

The 130-MW Les Cedres generating station in Canada is a landmark in the history of Quebec hydropower. Hydro-Quebec recently celebrated the station's 100th year of operation, as well as its induction into the Hydro Hall of Fame.




ears

Carbon Emissions Stop Rising for First Time in 40 Years

Global emissions were unchanged last year, the first time that’s happened amid economic growth in four decades, according to the International Energy Agency.




ears

Germany Gives Dirtiest Coal Plants Six Years for Phase Out

German Economy Minister Sigmar Gabriel said 13 percent of power stations burning lignite, a cheap form of coal, would be phased out by 2021 under a program to cut power industry pollution. The government abandoned talks on proposals to impose a climate-change fee that the industry said would have forced mines and plants to close, threatening jobs.




ears

Carbon Emissions Stop Rising for First Time in 40 Years

Global emissions were unchanged last year, the first time that’s happened amid economic growth in four decades, according to the International Energy Agency.




ears

EIA Sees Strong Renewable Growth Over Next Two Years

EIA expects non-hydroelectric renewable energy resources such as solar and wind will be the fastest growing source of U.S. electricity generation for at least the next two years. EIA’s January 2019 Short-Term Energy Outlook (STEO) forecasts that electricity generation from utility-scale solar generating units will grow by 10 percent in 2019 and by 17 percent in 2020. According to the January STEO, wind generation will grow by 12 percent and 14 percent during the next two years. EIA forecasts total U.S. electricity generation across all fuels will fall by 2 percent this year and then show very little growth in 2020.




ears

Utility-scale wind energy ramping up for one of best years in U.S.

EIA data forecasts that U.S. wind capacity added this year should total 12.7 GW, by far the best since 2012’s record of 13.3 GW. That was the year the production tax credit (PTC) was originally supposed to phase out, although it was extended.




ears

Japan Installs 11 GW of Renewable Energy in Two Years

Japan has added 11,090 megawatts of clean energy capacity since July 2012, when it began an incentive program to encourage investment in renewables, according to the Ministry of Economy, Trade and Industry.




ears

Carbon Emissions Stop Rising for First Time in 40 Years

Global emissions were unchanged last year, the first time that’s happened amid economic growth in four decades, according to the International Energy Agency.




ears

Germany Gives Dirtiest Coal Plants Six Years for Phase Out

German Economy Minister Sigmar Gabriel said 13 percent of power stations burning lignite, a cheap form of coal, would be phased out by 2021 under a program to cut power industry pollution. The government abandoned talks on proposals to impose a climate-change fee that the industry said would have forced mines and plants to close, threatening jobs.




ears

Japan extends emergency amid fears of sudden spike

JAPAN’S Prime Minister Shinzo Abe yesterday extended a state of emergency over the coronavirus until the end of May, warning it was too soon to begin relaxing restrictions. Abe said a review of the situation




ears

Tracking apps useful tool, but raise privacy fears

As governments around the world consider how to monitor novel coronavirus outbreaks while reopening their societies, many are starting to bet on smartphone apps to help stem the pandemic.




ears

OFT Publishes information sheets on arrears and default

The Office of Fair Trading (OFT) has published details of the information sheets required by the Consumer Credit Act 1974 (CCA) as amended by the Consumer Credit Act 2006 for sending to borrowers in arrears and with default notices. The information ...




ears

Hiroshima Mayor to Commemorate 50 Years of Sister-City Relationship with Honolulu

Hiroshima Mayor to Commemorate 50 Years of Sister-City Relationship with Honolulu
HONOLULU (June 25) – The Mayor of Hiroshima, the Honorable Tadatoshi Akiba, will commemorate 50 years of the sister-city relationship between Hiroshima and Honolulu at a special luncheon presentation on Wednesday, July 8.

In addition to the mayor’s presentation, there will be Japanese musical entertainment and a special photo exhibit centering on Sadako Sasaki, the young Hiroshima atomic bombing victim who famously folded 1,000 cranes for peace before she died from radiation-induced leukemia.




ears

Application Deadline Nears For Asia Pacific Leadership Program

Application Deadline Nears For Asia Pacific Leadership Program
HONOLULU (Oct. 30) – The application deadline for the East-West Center's Asia Pacific Leadership Program (APLP) – widely regarded as the premier leadership education program in the Asia region – is December 1, 2008. 

Application forms and detailed information about the program are available on the APLP website.

The APLP is a nine-month graduate certificate program with a minimum five-month residency in Honolulu, Hawaii. The program combines the development of regional expertise with the cultivation of individual leadership capacity.




ears

UK IHC HR ebrief EU appears open-minded about pay between assignment contracts

EU appears open-minded about pay between assignment contracts Having inherited the Agency Workers Regulations 2010 on taking office, the UK Government had p...




ears

Germany fears a hard Brexit, as UK moves away from political negotiations

German Foreign Minister Heiko Maas said in a newspaper interview on Saturday there was a growing risk of a hard Brexit in the midst of the coronavirus crisis as negotiations between Britain and the European Union so far on the future trade relationship had yielded hardly any progress.




ears

Trump clears air on alleged coup to overthrow Venezuela leader

U.S. President, Donald Trump, on Friday, said he would send an army to topple his Venezuelan counterpart, Nicolás Maduro if he wanted to. Trump said this while speaking on Fox and Friends, a live talk show on Fox Television as he denied the U.S. involvement in an alleged recent coup attempt on Maduro. “We have […]

Trump clears air on alleged coup to overthrow Venezuela leader