z

Peruvian Nuevo Sol(PEN)/Uzbekistan Som(UZS)

1 Peruvian Nuevo Sol = 2974.075 Uzbekistan Som



  • Peruvian Nuevo Sol

z

Peruvian Nuevo Sol(PEN)/Tanzanian Shilling(TZS)

1 Peruvian Nuevo Sol = 680.8393 Tanzanian Shilling



  • Peruvian Nuevo Sol

z

Peruvian Nuevo Sol(PEN)/Polish Zloty(PLN)

1 Peruvian Nuevo Sol = 1.237 Polish Zloty



  • Peruvian Nuevo Sol

z

Peruvian Nuevo Sol(PEN)/New Zealand Dollar(NZD)

1 Peruvian Nuevo Sol = 0.4793 New Zealand Dollar



  • Peruvian Nuevo Sol

z

Peruvian Nuevo Sol(PEN)/Kazakhstan Tenge(KZT)

1 Peruvian Nuevo Sol = 124.1501 Kazakhstan Tenge



  • Peruvian Nuevo Sol

z

Peruvian Nuevo Sol(PEN)/Algerian Dinar(DZD)

1 Peruvian Nuevo Sol = 37.7565 Algerian Dinar



  • Peruvian Nuevo Sol

z

Peruvian Nuevo Sol(PEN)/Czech Republic Koruna(CZK)

1 Peruvian Nuevo Sol = 7.394 Czech Republic Koruna



  • Peruvian Nuevo Sol

z

Peruvian Nuevo Sol(PEN)/Brazilian Real(BRL)

1 Peruvian Nuevo Sol = 1.6865 Brazilian Real



  • Peruvian Nuevo Sol

z

Dominican Peso(DOP)/Zambian Kwacha(ZMK)

1 Dominican Peso = 94.2853 Zambian Kwacha




z

Dominican Peso(DOP)/South African Rand(ZAR)

1 Dominican Peso = 0.3334 South African Rand




z

Dominican Peso(DOP)/Venezuelan Bolivar Fuerte(VEF)

1 Dominican Peso = 0.1815 Venezuelan Bolivar Fuerte




z

Dominican Peso(DOP)/Uzbekistan Som(UZS)

1 Dominican Peso = 183.6651 Uzbekistan Som




z

Dominican Peso(DOP)/Tanzanian Shilling(TZS)

1 Dominican Peso = 42.0455 Tanzanian Shilling




z

Dominican Peso(DOP)/Polish Zloty(PLN)

1 Dominican Peso = 0.0764 Polish Zloty




z

Dominican Peso(DOP)/New Zealand Dollar(NZD)

1 Dominican Peso = 0.0296 New Zealand Dollar




z

Dominican Peso(DOP)/Kazakhstan Tenge(KZT)

1 Dominican Peso = 7.6669 Kazakhstan Tenge




z

Dominican Peso(DOP)/Algerian Dinar(DZD)

1 Dominican Peso = 2.3317 Algerian Dinar




z

Dominican Peso(DOP)/Czech Republic Koruna(CZK)

1 Dominican Peso = 0.4566 Czech Republic Koruna




z

Dominican Peso(DOP)/Brazilian Real(BRL)

1 Dominican Peso = 0.1041 Brazilian Real




z

[Men's Outdoor Track & Field] Zunie Returns to Nationals

Thomas Zunie, a junior from Zuni, New Mexico qualified today for the 2012 NAIA Outdoor Track and Field National Championships to be held the last week of May on the campus of Indiana Wesleyan University.   




z

[Men's Outdoor Track & Field] Zunie Finishes 22nd at Nationals, while Budder Bows Out Due ...

 

               Haskell Agate - 85th Kansas Relays 
NAIA Outdoor Nationals

Marion, Ind. (Sat. May 26, 2012)

Men's Marathon-22nd Thomas Zunie (2:46.19)
Women's Marathon-DNF Talisa Budder (DNF)
Final ResultsMen's / Women's
 




z

Papua New Guinean Kina(PGK)/Zambian Kwacha(ZMK)

1 Papua New Guinean Kina = 1512.8062 Zambian Kwacha



  • Papua New Guinean Kina

z

Papua New Guinean Kina(PGK)/South African Rand(ZAR)

1 Papua New Guinean Kina = 5.3495 South African Rand



  • Papua New Guinean Kina

z

Papua New Guinean Kina(PGK)/Venezuelan Bolivar Fuerte(VEF)

1 Papua New Guinean Kina = 2.9115 Venezuelan Bolivar Fuerte



  • Papua New Guinean Kina

z

Papua New Guinean Kina(PGK)/Uzbekistan Som(UZS)

1 Papua New Guinean Kina = 2946.9038 Uzbekistan Som



  • Papua New Guinean Kina

z

Papua New Guinean Kina(PGK)/Tanzanian Shilling(TZS)

1 Papua New Guinean Kina = 674.6191 Tanzanian Shilling



  • Papua New Guinean Kina

z

Papua New Guinean Kina(PGK)/Polish Zloty(PLN)

1 Papua New Guinean Kina = 1.2257 Polish Zloty



  • Papua New Guinean Kina

z

Papua New Guinean Kina(PGK)/New Zealand Dollar(NZD)

1 Papua New Guinean Kina = 0.4749 New Zealand Dollar



  • Papua New Guinean Kina

z

Papua New Guinean Kina(PGK)/Kazakhstan Tenge(KZT)

1 Papua New Guinean Kina = 123.0158 Kazakhstan Tenge



  • Papua New Guinean Kina

z

Papua New Guinean Kina(PGK)/Algerian Dinar(DZD)

1 Papua New Guinean Kina = 37.4116 Algerian Dinar



  • Papua New Guinean Kina

z

Papua New Guinean Kina(PGK)/Czech Republic Koruna(CZK)

1 Papua New Guinean Kina = 7.3265 Czech Republic Koruna



  • Papua New Guinean Kina

z

Papua New Guinean Kina(PGK)/Brazilian Real(BRL)

1 Papua New Guinean Kina = 1.6711 Brazilian Real



  • Papua New Guinean Kina

z

Brunei Dollar(BND)/Zambian Kwacha(ZMK)

1 Brunei Dollar = 3672.0066 Zambian Kwacha




z

Brunei Dollar(BND)/South African Rand(ZAR)

1 Brunei Dollar = 12.9848 South African Rand




z

Brunei Dollar(BND)/Venezuelan Bolivar Fuerte(VEF)

1 Brunei Dollar = 7.067 Venezuelan Bolivar Fuerte




z

Brunei Dollar(BND)/Uzbekistan Som(UZS)

1 Brunei Dollar = 7152.9655 Uzbekistan Som




z

Brunei Dollar(BND)/Tanzanian Shilling(TZS)

1 Brunei Dollar = 1637.4906 Tanzanian Shilling




z

Brunei Dollar(BND)/Polish Zloty(PLN)

1 Brunei Dollar = 2.9752 Polish Zloty




z

Brunei Dollar(BND)/New Zealand Dollar(NZD)

1 Brunei Dollar = 1.1528 New Zealand Dollar




z

Brunei Dollar(BND)/Kazakhstan Tenge(KZT)

1 Brunei Dollar = 298.594 Kazakhstan Tenge




z

Brunei Dollar(BND)/Algerian Dinar(DZD)

1 Brunei Dollar = 90.8085 Algerian Dinar




z

Brunei Dollar(BND)/Czech Republic Koruna(CZK)

1 Brunei Dollar = 17.7834 Czech Republic Koruna




z

Brunei Dollar(BND)/Brazilian Real(BRL)

1 Brunei Dollar = 4.0562 Brazilian Real




z

XYZ

In 1981, Jimmy Page, Chris Squire and Alan White got together to form a band, and tried to recruit Robert Plant into it. Plant attended one rehearsal, chose not to join the band, and the project fell through. Had it survived, the band would have called itself XYZ. Why?

Workoutable © 2007 IndiaUncut.com. All rights reserved.
India Uncut * The IU Blog * Rave Out * Extrowords * Workoutable * Linkastic




z

To Escalate or Not? This Is Modi’s Zugzwang Moment

This is the 17th installment of The Rationalist, my column for the Times of India.

One of my favourite English words comes from chess. If it is your turn to move, but any move you make makes your position worse, you are in ‘Zugzwang’. Narendra Modi was in zugzwang after the Pulwama attacks a few days ago—as any Indian prime minister in his place would have been.

An Indian PM, after an attack for which Pakistan is held responsible, has only unsavoury choices in front of him. He is pulled in two opposite directions. One, strategy dictates that he must not escalate. Two, politics dictates that he must.

Let’s unpack that. First, consider the strategic imperatives. Ever since both India and Pakistan became nuclear powers, a conventional war has become next to impossible because of the threat of a nuclear war. If India escalates beyond a point, Pakistan might bring their nuclear weapons into play. Even a limited nuclear war could cause millions of casualties and devastate our economy. Thus, no matter what the provocation, India needs to calibrate its response so that the Pakistan doesn’t take it all the way.

It’s impossible to predict what actions Pakistan might view as sufficient provocation, so India has tended to play it safe. Don’t capture territory, don’t attack military assets, don’t kill civilians. In other words, surgical strikes on alleged terrorist camps is the most we can do.

Given that Pakistan knows that it is irrational for India to react, and our leaders tend to be rational, they can ‘bleed us with a thousand cuts’, as their doctrine states, with impunity. Both in 2001, when our parliament was attacked and the BJP’s Atal Bihari Vajpayee was PM, and in 2008, when Mumbai was attacked and the Congress’s Manmohan Singh was PM, our leaders considered all the options on the table—but were forced to do nothing.

But is doing nothing an option in an election year?

Leave strategy aside and turn to politics. India has been attacked. Forty soldiers have been killed, and the nation is traumatised and baying for blood. It is now politically impossible to not retaliate—especially for a PM who has criticized his predecessor for being weak, and portrayed himself as a 56-inch-chested man of action.

I have no doubt that Modi is a rational man, and knows the possible consequences of escalation. But he also knows the possible consequences of not escalating—he could dilute his brand and lose the elections. Thus, he is forced to act. And after he acts, his Pakistan counterpart will face the same domestic pressure to retaliate, and will have to attack back. And so on till my home in Versova is swallowed up by a nuclear crater, right?

Well, not exactly. There is a way to resolve this paradox. India and Pakistan can both escalate, not via military actions, but via optics.

Modi and Imran Khan, who you’d expect to feel like the loneliest men on earth right now, can find sweet company in each other. Their incentives are aligned. Neither man wants this to turn into a full-fledged war. Both men want to appear macho in front of their domestic constituencies. Both men are masters at building narratives, and have a pliant media that will help them.

Thus, India can carry out a surgical strike and claim it destroyed a camp, killed terrorists, and forced Pakistan to return a braveheart prisoner of war. Pakistan can say India merely destroyed two trees plus a rock, and claim the high moral ground by returning the prisoner after giving him good masala tea. A benign military equilibrium is maintained, and both men come out looking like strong leaders: a win-win game for the PMs that avoids a lose-lose game for their nations. They can give themselves a high-five in private when they meet next, and Imran can whisper to Modi, “You’re a good spinner, bro.”

There is one problem here, though: what if the optics don’t work?

If Modi feels that his public is too sceptical and he needs to do more, he might feel forced to resort to actual military escalation. The fog of politics might obscure the possible consequences. If the resultant Indian military action causes serious damage, Pakistan will have to respond in kind. In the chain of events that then begins, with body bags piling up, neither man may be able to back down. They could end up as prisoners of circumstance—and so could we.

***

Also check out:

Why Modi Must Learn to Play the Game of Chicken With Pakistan—Amit Varma
The Two Pakistans—Episode 79 of The Seen and the Unseen
India in the Nuclear Age—Episode 80 of The Seen and the Unseen



© 2007 IndiaUncut.com. All rights reserved.
India Uncut * The IU Blog * Rave Out * Extrowords * Workoutable * Linkastic




z

DAC 2015: How Academia and Industry Collaboration Can Revitalize EDA

Let’s face it – the EDA industry needs new people and new ideas. One of the best places to find both is academia, and a presentation at the Cadence Theater at the recent Design Automation Conference (DAC 2015) described collaboration models that are working today.

The presentation was titled “Industry/Academia Engagement Models – From PhD Contests to R&D Collaborations.” It included these speakers, shown from left to right in the photo below:

  • Prof. Xin Li, Electrical and Computer Engineering, Carnegie-Mellon University (CMU)
  • Chuck Alpert, Senior Software Architect, Cadence
  • Prof. Laleh Behjat, Department of Electrical and Computer Engineering, University of Calgary

 

Alpert, who was filling in for Zhuo Li, Software Architect at Cadence, was the vice chair of DAC 2015 and will be the general chair of DAC 2016 in Austin, Texas. “My team at Cadence really likes to collaborate with universities,” he said. “We’re a big proponent of education because we really need the best and brightest students in our industry.”

Contests Boost EDA Research

One way that Cadence collaborates with academia is participation in contests. “It’s a great way to formulate problems to academia,” Alpert said. “We can have the universities work on these problems and get some strategic direction.”

For example, Cadence has been involved with the annual CAD contest at the International Conference on Computer-Aided Design (ICCAD) since the contest was launched in 2012. This is the largest worldwide EDA R&D contest, and it is sponsored by the IEEE Council on EDA (CEDA) and the Taiwan Ministry of Education. Its goals are to boost EDA research in advanced real-world problems and to foster industry-academia collaboration.

Contestants can participate in one of more problems in the three areas of system design, logic synthesis and verification, and physical design. The 2015 contest has attracted 112 teams from 12 regions. Cadence contributes one problem per year in the logic synthesis area. Zhuo Li was the 2012 co-chair and the 2013 chair. The awards will be given at ICCAD in November 2015.

Another step that Cadence has taken, Alpert said, is to “hire lots of interns.” His own team has four interns at the moment. One advantage to interning at Cadence, he said, is that students get to see real-world designs and understand how the tools work. “It helps you drive your research in a more practical and useful direction,” he said.

The Cadence Academic Network co-sponsors the ACM SIGDA PhD Forum at DAC, and Xin Li and Zhuo Li are on the organizing committee. This event is a poster session for PhD students to present and discuss their dissertation research with people in the EDA community. This year’s forum was “packed,” Alpert said, and it’s clear that the event needs a bigger room.

Finally, Alpert noted, Cadence researchers write and publish technical papers at DAC and other conferences, and Cadence people serve on the DAC technical program committee. “We try to be involved with the academic community on a regular basis,” Alpert said. “We want the best and the brightest people to go into EDA because there is still so much innovation that’s needed. It’s a really cool place to be.”

Research Collaboration Exposes Failure Rates

Xin Li presented an example of a successful research collaboration between CMU and Cadence. The challenge was to find a better way to estimate potential failure rates in memory. As noted in a previous blog post, PhD student Shupeng Sun met this challenge with a new statistical methodology that won a Best Poster award at the ACM SIGDA PhD Forum at DAC 2014.

The new methodology is called Scaled-Sigma Sampling (SSS). It calculates the failure rate and accounts for variability in the manufacturing process while only requiring a few hundred, or a few thousand, sample circuit blocks. Previously, millions of samples were required for an accurate validation of a new design, and each sample could take minutes or hours to simulate. It could take a few weeks or months to run one validation.

The SSS methodology requires greatly reduced simulation times. It makes it possible, Li noted, to run simulations overnight and see the results in the morning.

Li shared his secret for success in collaborations. “I want to emphasize that before the collaboration, you have to understand the goal. If you don’t have a clear goal, don’t collaborate. Once you define the goal, stick to it and make it happen.”

Contest Provides Learning Experience

Last year Laleh Behjat handed two of her new PhD students a challenge. “I told them there is an ISPD [International Symposium for Physical Design] contest on placement, and I expect you to participate and I expect you to win. Not knowing anything about placement, I don’t think they realized what I was asking them.”

The 2015 contest was called the Blockage-Aware Detailed Routing-Driven Placement Contest. Results were announced at the end of March at ISPD. And the University of Calgary team, despite its lack of placement experience, took second place.

Such contests provide a good learning tool, according to Behjat. Graduate students in EDA, she said, “have to be good programmers. They have to work in teams and be collaborative, be able to innovate, and solve the hardest problems I have seen in engineering and science. And they have to think outside the box.” A contest can bring out all these attributes, she said.

Further, Behjat noted, contest participants had access to benchmarks and to a placement tool. They didn’t have to write tools to find out if their results were good. Industry sponsors, meanwhile, got access to good students and new approaches for solving problems.

“You can see Cadence putting a big amount of time, effort and money to get students here and get them excited about doing contests,” she said. She advised students in the theater audience to “talk to people in the Cadence booth and see if you can have more ideas for collaboration.”

Richard Goering

Related Blog Posts

EDA Plus Academia: A Perfect Game, Set and Match

Cadence Aims to Strengthen Academic Partnerships

BSIM-CMG FinFET Model – How Academia and Industry Empowered the Next Transistor




z

Varying a digital IIR filter's poles&zeros over time

Is there a better approach to varying the coefficients of a digital IIR over time to adjust the values of its poles and zeros than just recalculating the whole thing every time it changes? For example, lots of synth programs can apply an LFO to the cutoff frequency of a low/high pass filter. I can do some polynomial multiplication to get the coefficients for an IIR filter given its poles and zeros, but am wondering if there is a better way to adjust them over time than simply doing all the calculations over again for new poles/zeros. Particularly, I'm curious if there is a method that will more or less work for an arbitrary number of poles and zeros. You could use a filter implementation (state space) that directly uses the pole/zero values instead of a polynomial walmartone. That might be computationally more expensive, though (as you are taking a trip through the domain of complex numbers even though your inputs and output are real), and possibly numerically iffy.As far as I am aware, modifying filter behavior while introducing as few artefacts as possible is still an area of research. You might get away with just adjusting the filter coefficients if you do it slowly, but this does not mean this is the best method.In an audio application, I assume they do not switch filter coefficients abruptly, but instead do a cross-fade between the (settled) first filter and the (mostly or completely settled) target filter to avoid audible artefacts.




z

Mouse wheel and [i][o] button doesn't zoom

Hi,

I recently encountered a probelm where scrolling with the mouse wheel and [i][o] button does not zoom in or out both in "Allegro orcad capture CIS 17.2.2016 " .

When I scroll the mouse wheel or [i][o] button, nothing is done.

 

The thing is that it worked fine until yesterday.

 

Anyone has an idea?

 

Thanks,

Dung.




z

How to customize default_hdl_checks/rules in CCD conformal constraint designer

Dear all,

I am using Conformal Constraint Designer (Version 17.1) to analyse a SystemVerilog based design.

While performing default HDL checks it finds  some violations (issues) in RTL and complains (warnings, etc) about RTL checks and others.

My questions:

Is there any directive which I can add to RTL (system Verilog) so that particular line of code or signal is ignored or not checked for HDL or RTL checks.

I can set ignore rules in rule manager (gui) but it does not seems effective if code line number changes or new signals are introduced.

What is the best way to customize default_hdl_rules ?

I will be grateful for your guidance.

Thanks for your time.




z

GENUS can't handle parameterized ports?

The following is valid SystemVerilog:

module mmio
#(parameter PORTS=2,
parameter ADDR_WIDTH=30)
(input logic[ADDR_WIDTH-1:0] addr[PORTS],
output logic ben[PORTS], // Bus enable
output logic men[PORTS]); // Memory enable

always_comb begin
for(int i = 0; i < PORTS; i++) begin
ben[i] = addr[i] >= 'h20080004 && addr[i] < 'h200c0000;
men[i] = ~ben[i];
end
end

endmodule : mmio

And if you instantiate it:


mmio #(1, 30) MMIO(.addr('{scalar_addr}),
.ben('{ben}),
.men('{men}));

Genus returns an error: "Could not synthesize non-constant range values. [CDFG-231] [elaborate]" Is this just not possible in Genus or could it be caused by something else?