A radiation hardened memory cell includes an odd number of storage elements configured to redundantly store an input data logic signal. The storage elements include output lines for outputting respective logic signals having respective logic values. A logic combination network receives the respective logic signals and is configured to generate an output signal having a same logic value as a majority of the logic signals output from the storage elements. An exclusive logic sum circuit receives the respective logic signals output from the storage elements and is configured to produce a refresh of the logic data signal as stored in the storage elements when one of the logic signals output from the storage elements undergoes a logic value transition due to an error event.

To provide a magnetic element capable of performing skyrmion transfer, a skyrmion memory to which this magnetic element is applied, and a shift register, for example, a magnetic element capable of performing skyrmion transfer is provided, the magnetic element providing a transverse transfer arrangement in which the skyrmion is transferred substantially perpendicular to a current between an upstream electrode and a downstream electrode, and including a plurality of stable positions in which the skyrmion exists more stably than in other regions of a magnet, and a skyrmion sensor that detects a position of the skyrmion.

To provide a magnetic element which can generate a skyrmion, and a skyrmion memory which applies the magnetic element or the like. To provide a magnetic element with a chiral magnet for generating a skyrmion, the chiral magnet is made of a magnetic material having a β-Mn type crystal structure. Also, to provide a magnetic element with a chiral magnet for generating a skyrmion, the chiral magnet is made of a magnetic material having an Au4Al type crystal structure.

A magnetic element capable of generating and erasing a skyrmion, including a magnet shaped as a thin layer and including a structure surrounded by a nonmagnetic material; a current path provided surrounding an end region including an end portion of the magnet, on one surface of the magnet; and a skyrmion sensor that detects the generation and erasing of the skyrmion. With Wm being width of the magnet and hm being height of the magnet, a size of the magnet, with the skyrmion of a diameter λ being generated, is such that 2λ>Wm>λ/2 and 2λ>hm>λ/2. With W being width of the end region in a direction parallel to the end portion of the magnet and h being height of the end region in a direction perpendicular to the end portion of the magnet, the end region is such that λ≧W>λ/4 and 2λ>h>λ/2.

The semiconductor device includes a bit line, a transistor, a retention node, and a capacitor. The transistor has a function of charging or discharging the retention node. The capacitor has a function of retaining a potential of the retention node. A voltage greater than the sum of a writing voltage and a threshold voltage is applied to a gate of the transistor. When the transistor is turned on, a first potential is supplied to the bit line with a reference potential in a floating state. A voltage less than the sum of the writing voltage and the threshold voltage is applied to the gate of the transistor. When the transistor is turned on, a second potential is supplied to the bit line with a reference potential in a floating state. With use of the first and second potentials, the threshold voltage of the transistor is calculated without being influenced by parasitic capacitance and variations in the storage capacitance of the capacitor.

A nonvolatile memory circuit may include: a cell array including a first region comprising a plurality of first cell groups and a second region comprising a plurality of second cell groups, each of the first and second cell groups having one or more nonvolatile memory cells; and a control unit suitable for controlling the cell array to sequentially output repair addresses of the plurality of cells groups included in a region which is not over used among the first and second regions when one of the first and second regions is over used.

An SRAM includes an SRAM array comprising a plurality of SRAM cells arranged in a matrix. Each of the SRAM cells includes six vertical field effect transistors. The SRAM array includes a plurality of groups of conductive regions extending in the column direction. Each of the plurality of groups of conductive regions includes a first to a fourth conductive region arranged in this order in the row direction, and the first to fourth conductive regions are separated by insulating regions from each other. The first, second and third conductive regions are coupled to sources of first conductive type VFETs, and the fourth conductive region is coupled to sources of second conductive type VFETs. The plurality of groups are arranged in the row direction such that the fourth conductive region of one group of conductive regions is adjacent to the first conductive region of adjacent one group of conductive regions.

Provided is a magnetic element capable of generating one skyrmion and erasing the one skyrmion. The magnetic element includes a magnet shaped like a substantially rectangular flat plate, an upstream electrode connected to the magnet in a width Wm direction of the magnet and made of a non-magnetic metal, a downstream electrode connected to the magnet in the width Wm direction to oppose the upstream electrode and made of a non-magnetic metal, and a skyrmion sensor configured to detect the skyrmion. Here, a width Wm of the substantially rectangular magnet is such that 3·λ>Wm≧λ, where λ denotes a diameter of the skyrmion, a length Hm of the substantially rectangular magnet is such that 2·λ>Hm≧λ, and the magnet has a notch structure at the edge between the upstream electrode and the downstream electrode.

A semiconductor device capable of stably holding data for a long time is provided. A transistor including a back gate is used as a writing transistor of a memory element. In the case where the transistor is an n-channel transistor, a negative potential is supplied to a back gate in holding memory. The supply of the negative potential is stopped while the negative potential is held in the back gate. In the case where an increase in the potential of the back gate is detected, the negative potential is supplied to the back gate.

Systems, devices and methods are disclosed. In an embodiment of one such method, a method of decoding received command signals, the method comprises decoding the received command signals in combination with a signal provided to a memory address node at a first clock edge of a clock signal to generate a plurality of memory control signals. The received command signals, in combination with the signal provided to the memory address node at the first clock edge of the clock signal, represent a memory command. Furthermore, the signal provided to the memory address node at a second clock edge of the clock signal is not decoded in combination with the received command signals. The memory command may be a reduced power command and/or a no operation command.

An address generation circuit may include: a first latch unit suitable for latching an address obtained by inverting a part of an input address; a second latch unit suitable for latching the partly inverted input address of the first latch unit, and suitable for latching an added/subtracted address after a first refresh operation during a target refresh period; a third latch unit suitable for latching the partly inverted input address of the first latch unit during a period other than the target refresh period; and an addition/subtraction unit suitable for generating the added/subtracted address by adding/subtracting a predetermined value to/from the latched address of the second latch unit.

A semiconductor memory device may include: a plurality of memory mats; and a plurality of sense amplifier arrays arranged alternately with the memory mats, each sense amplifier array being suitable for sensing and amplifying data of memory mats adjacent thereto, wherein during a data sensing operation to a memory mat among the plurality of memory mats, in addition to a sense amplifier for the memory mat and sense amplifiers positioned immediately above and below the sense amplifier for the memory mat, at least one additional sense amplifier closest to the sense amplifier for the memory mat is also activated for providing additional amplification.

Systems, among other embodiments, include topologies (data and/or control/address information) between an integrated circuit buffer device (that may be coupled to a master, such as a memory controller) and a plurality of integrated circuit memory devices. For example, data may be provided between the plurality of integrated circuit memory devices and the integrated circuit buffer device using separate segmented (or point-to-point link) signal paths in response to control/address information provided from the integrated circuit buffer device to the plurality of integrated circuit buffer devices using a single fly-by (or bus) signal path. An integrated circuit buffer device enables configurable effective memory organization of the plurality of integrated circuit memory devices. The memory organization represented by the integrated circuit buffer device to a memory controller may be different than the actual memory organization behind or coupled to the integrated circuit buffer device. The buffer device segments and merges the data transferred between the memory controller that expects a particular memory organization and actual memory organization.

An apparatus includes a first terminal configured to communicate data with an outside of the apparatus, a second terminal configured to receive a first power source potential, a third terminal configured to receive a second power source potential lower than the first power source potential, a fourth terminal configured to be coupled to a calibration resistor, an output buffer including first to third nodes coupled to the first to third terminals respectively, and a replica circuit including fourth and fifth nodes coupled to the second and third terminals respectively, and sixth node coupled to the fourth terminal.

A semiconductor memory device may include: a memory bank comprising a plurality of word lines; a smart command generation unit suitable for generating a smart refresh command, which is enabled at a random cycle, in response to an active command; and a refresh operation control unit suitable for performing a refresh operation to at least one of adjacent word lines of a target word line among the plurality of word lines in response to the smart refresh command.

A refresh controller of a memory device may include a timing controller, a refresh counter and an address generator. The timing controller generates a counter refresh signal in response to receiving a refresh command provided from an external device, and generates a hammer refresh signal that is activated periodically. The refresh counter generates a counter refresh address signal in response to the counter refresh signal, such that the counter refresh address signal represents a row address, the refresh counter being configured sequentially change the counter refresh address signal. The address generator generates a hammer refresh address signal in response to the hammer refresh signal, the hammer refresh address signal representing an address of a row of the memory device that is physically adjacent to a row of the memory device corresponding to a hammer address that is accessed intensively.

A device including a memory cell and write assist circuit is disclosed. The memory cell includes a first inverter and a second inverter cross-coupled with the first inverter. The write assist circuit is coupled to the memory cell. During a write operation of the memory cell, the write assist circuit is configured to adjust a voltage level of an operational voltage provided to the first inverter or the second inverter by a bias voltage difference.

An electronic device includes a semiconductor memory that includes: a memory cell coupled between a first line and a second line; a first selection block configured to select the first line; a second selection block configured to select the second line; an alternate current supply block configured to supply, during a read operation, an alternate current corresponding to a resistance state of the memory cell; and a sensing block configured to sense, during the read operation, at least one of a cell current flowing through the memory cell and the alternate current.

Threshold switching devices demonstrating transient current protection through both insulation and repair current mechanisms, including associated systems and methods, are provided and discussed.

A memory device includes a first string and a second string. The first string includes first and second transistors and first cell transistors coupled in series between a source line and a bit line. The second string includes third and fourth transistors and second cell transistors coupled in series between the source line and the bit line. During a read, a gate of the fourth transistor is applied with a voltage to turn off the transistor, and after start of application of voltages to the first cell transistors, the gate of the fourth transistor is applied with a voltage substantially the same as a voltage applied to the source line.

A method of operating a nonvolatile memory device includes: first programming a target transistor of a cell string of the nonvolatile memory device, wherein the target transistor has a first threshold voltage distribution after the first programming, and wherein the cell string includes a plurality of transistors; and second programming the target transistor of the cell string, wherein the first transistor has a second threshold voltage distribution after the second programming, wherein a width of the second threshold voltage distribution is less than a width of the first threshold voltage distribution.

According to one embodiment, a first well of the first conductivity type which is formed in a substrate. a second well of a second conductivity type which is formed in the first well. The plurality of memory cells, the plurality of first bit line select transistors, and the plurality of second bit line select transistors are formed in the second well, and the plurality of first bit line select transistors and the plurality of second bit line select transistors are arranged on a side of the sense amplifier with respect to the plurality of memory cells of the plurality of bit lines.

A strobe signal shaping method for a data storage system includes receiving a strobe signal; boosting a first clock edge portion of the strobe signal when the strobe signal is received after having been idle or paused over a predetermined time period; and returning to an operating mode in which boosting is turned off with respect to a second clock edge portion of the strobe signal.

According to one embodiment, a semiconductor storage device includes a memory cell array having memory cell capable of holding N-bit data; and a sense amplifier comprising a first latch holding information on a threshold distribution, a second latch holding write data, and a third latch holding lower information of the N-bit data, and supplying a first to a fourth voltages to the memory cell to write the data to the memory cell using the first to fourth voltages. The sense amplifier supplies the first to third voltages to the memory cell based on information in the second and the third latches, and based on a result of transfer of the information held by the first latch to the second latch, supplies the fourth voltage or the first voltage to the memory cell.

According to one embodiment, a semiconductor memory device includes: first to third pages; first to third word line; and row decoder. In data writing, data is written into the first page before data is written into the second page. The row decoder is configured to apply first to third verify voltages to the gates of the first to third memory cells in a program verify operation.

Semiconductor memory devices are provided. The semiconductor memory device includes an input/output (I/O) drive controller, a data I/O unit and a data transmitter. The input/output (I/O) drive controller generates drive control signals and an input control signal for driving first and second global I/O lines in a first test mode or a second test mode. The data I/O unit drives the first global I/O line in response to an input data when a write operation is executed in the first test mode and to drive the first and second global I/O lines in response to the drive control signals when the write operation is executed in the second test mode. The data transmitter transfers the data on the first global I/O line onto first and second local I/O lines to store the data on the first global I/O line in a memory cell array portion when the write operation is executed in the first test mode. The data transmitter also transfers the data on the first and second global I/O lines onto the first and second local I/O lines to store the data on the first and second global I/O lines in the memory cell array portion when the write operation is executed in the second test mode. Related methods are also provided.

An integrated circuit may include nonvolatile memory suitable for outputting stored data during the boot-up operation, one or more registers suitable for receiving the data output by the nonvolatile memory and storing the received data when the boot-up operation is performed, and one or more internal circuits suitable for operating using the data stored in the one or more registers. In no-update mode, although the boot-up operation is performed, a data update from the nonvolatile memory to the registers may not be performed.

Provided is a semiconductor device capable of holding data for a long period. The semiconductor device includes first to third transistors, a capacitor, and a circuit. The third transistor includes a first gate and a second gate. A gate of the first transistor is electrically connected to a first terminal of the capacitor. A first terminal of the first transistor is electrically connected to the second gate. A second terminal of the first transistor is electrically connected to the circuit. A gate of second transistor is electrically connected to a first terminal of the second transistor. A first terminal of the second transistor is electrically connected to the second gate. A second terminal of the second transistor is electrically connected to a first terminal of the capacitor. The circuit is configured to generate a negative potential. A channel formation region of the first transistor preferably includes an oxide semiconductor.

A method for fabricating a semiconductor device and a method for operating the semiconductor device are provided. The method for fabricating a semiconductor device includes forming a first electrode layer; forming a material layer, including conductive path components, over the first electrode layer; forming a second electrode layer over the material layer; performing a forming operation, which includes initially creating, in the material layer, a conductive path that electrically connects the first electrode layer to the second electrode layer by applying one of a predetermined voltage and a predetermined current between the first and second electrode layers, the conductive path including the conductive path components; and performing a first heat-treatment process at a predetermined temperature that removes some of the conductive path components from the conductive path, wherein a resistance state of the material layer changes based on the creation or dissolution of the conductive paths.

A first communication device and method therein for transmitting data information at fixed time instants on a radio channel to a second communication device in a radio communications network. First, the first communication device determines that the radio channel is available for transmitting data information to the second communication device during a time period determined by the first communication device. Then, the first communication device transmits a preamble on the available radio channel after the time period. The first communication device thereafter transmits the data information on the available radio channel to the second communication device at a next fixed time instant following the transmission of the preamble.

The present disclosure provides an auxiliary communication method and system, a device having base station function and a terminal. The auxiliary communication method includes: determining whether it is needed to provide auxiliary communication for any terminal according to channel quality of communication channels with the any terminal and data transmission requirement of the any terminal; selecting a specified terminal which is connected to the device having the base station function as an auxiliary terminal for assisting communication of the any terminal, when it is determined that it is needed to provide auxiliary communication for the any terminal; communicating with the any terminal through the auxiliary terminal. The present disclosure enables accurately to determine the terminal assisted in communication. Wasting communication sources and blind assistance are avoided. And higher channel quality of the terminal between the terminal and the base station and higher data transmission rate can be ensured.

The present invention relates to a wireless communication system, and a method for determining a resource for device-to-device communication by a user equipment is disclosed. A method for determining a resource for device-to-device communication according to an embodiment of the present invention may comprise the steps of: receiving, from an eNode B (eNB), configuration information related to a resource pool configured for each level; selecting the resource pool of the device-to-device communication on the basis of the configuration information; and selecting a resource for the device-to-device communication in the resource pool. Herein, the resource pool may be configured to have two or more levels.

A method and a radio network node for scheduling wireless devices. The node assigns, to each wireless device, a D2D pair out of the D2D pairs based on spatial compatibilities for each of the D2D pairs with respect to each wireless device. The node estimates, for each wireless device and the assigned D2D pair, a first respective throughput for cellular communication and D2D communication, and estimates, for each wireless device, a second respective throughput for only cellular communication. The node schedules one or more of the wireless devices of the cellular network based on the first and second respective throughputs. Each of the wireless devices is scheduled for cellular communication together with the D2D communication of the assigned D2D pair when the first respective throughput exceeds the second respective throughput, or for only cellular communication when the first respective throughput is below the second respective throughput.

A method, in a network node, for managing a wireless device is disclosed. The method comprises conducting spectrum opportunity detection within a spectrum band and indicating a result of the spectrum opportunity detection to the wireless device. For the purposes of the method, a spectrum opportunity comprises a channel within the spectrum band which is at least temporarily available for use by the wireless device. Also disclosed is a method in a wireless device in a network. The method comprises detecting an indication of a result of spectrum opportunity detection conducted by a network node within a spectrum band and if the indication indicates a detected spectrum opportunity, conducting one of a transmission or reception operation on the detected spectrum opportunity. Also disclosed are a computer program product for carrying out the above methods, a network node and a wireless device.

According to an aspect of the present invention, a device for communication according to a specific communication protocol is provided. The communication device includes a processor for generating and processing frames based on frame formats defined by the communication protocol. The processor generates a beacon frame so that information on a collision avoidance scheme supported by the device of a plurality kinds of information specified based on the communication protocol is omitted. Further, the processor processes a connection request frame transmitted from other device to extract information on a collision avoidance scheme supported by the other device, and controls communication with the other device based on comparison of the extracted information on the collision avoidance scheme with the information on the collision avoidance scheme supported by the device.

According to one embodiment, a wireless communication device includes: a receiver that configured to receives a first frame; and a transmitter that configured to transmits a second frame including a first identifier and acknowledgement information on the first frame, the first identifier being extracted from a predetermined field of the first frame and being different from a source address of the first frame.

A method includes: monitoring a plurality of wireless working frequency bands supported by a smart terminal; when a Peer to Peer (P2P) data packet is received at any of the wireless working frequency bands, analyzing the P2P data packet and obtaining device information of a smart device; and establishing a wireless connection with the smart device at the wireless working frequency band according to the device information.

Technologies for streaming device role reversal include a source computing device and a destination computing device coupled via a communication channel. The source computing device and destination computing device are each configured to support role reversal. In other words, the source computing device and the destination computing device are each capable of switching between receiving and transmitting digital media content over the established communication channel. The source computing device is configured to initiate the role reversal, pause transmit functionality of the source computing device, and enable receive functionality of the source computing device. The destination computing device is configured to receive a role reversal indication from the source computing device, locally process the content, transmit a content stream to the source computing device, and display the content stream on an output device of the source computing device. Other embodiments are described and claimed herein.

Provided are a device-to-device (D2D) operation method carried out by a terminal in an RRC connection state in a wireless communication system, and a terminal using the method. The method is characterized by: determining whether a radio resource control (RRC) connection establishment process is problematic; and transmitting a D2D signal using an exception resource, when the RRC connection establishment process is determined to be problematic.

A master user equipment (UE) device may coordinate device-to-device (D2D) communications amongst a plurality of UE devices. For example, a UE device, which has been designated as a master UE device, may coordinate a D2D communication between a first UE device and a second UE device. The master UE device may be a UE device that obtains an indication that it is a master UE device that is to coordinate D2D communications amongst the plurality of UE devices. In some embodiments, the coordinating the D2D communication may be on behalf of a network and/or to facilitate wireless communication between the network and at least one of the plurality of UE devices.

Provided are a device-to-device (D2D) operation method carried out by a terminal in an RRC connection state in a wireless communication system, and a terminal using the method. The method is characterized by: determining whether a communication link with a base station is problematic; and transmitting a D2D signal using an exception resource, when the communication link with the base station is determined to be problematic.

A method in a network node comprises determining (610) whether at least a first D2D capable UE is or will be performing a D2D operation, and determining whether the at least the first D2D capable UE is or will be performing cellular operation. The method comprises adapting (620) activity and/or inactivity state configurations for the at least the first D2D UE based on the determining.

In a paper or board machine drying line after the wire section, during dewatering a web's (W) width is affected in a direction crosswise to the web's traveling direction. Starting from an edge, at least one device (20A, 20B) brings about a force effect of a desired magnitude which is directed all the way to a desired arbitrary crosswise web position in order to modify web characteristics. A device in a paper or board machine line after the wire section has means for processing the web and for dewatering. The paper or board machine line after the wire section further has at least one device (20A; 20B) for directing a force effect at a desired partial area (WS) of the web (W) in the cross machine direction in order to modify the web's characteristics profile in the cross machine direction.

A device for stretching webs of material transversely to a travel direction thereof, includes at least one rotary stretcher extending transversely to the travel direction of the web of material. The stretcher is composed of at least two round tubes which are aligned axially with each other and are supported by ball-and-socket joints on links. The links are mounted adjustably on a base frame.

A device for preventing jamming of a fibrous material subject to a compressive treatment in a stuffing chamber defined by a feed roll and a retard roll. The device includes an impact blade and a stabilizing apparatus. The impact blade is rigid and interchangeable. The stabilizing apparatus stabilizes the impact blade against moving away from the feed roll to prevent the jamming of the fibrous material between the feed roll and the impact blade during the compressive treatment of the fibrous material.

The invention relates to an artificial turf, comprising a backing and a number of artificial grass blades connected to the backing and extending transversely of the surface thereof, which artificial grass blades have an irregular, in particular a locally narrowed, cross-section. Owing to this locally narrowed cross-section in the vicinity of the free end thereof, these artificial grass blades greatly resemble natural blades of grass and also display similar behavior. The invention also relates to a method for forming such an artificial turf and to a device with which this method can be performed. The narrowed cross-section can herein be formed by stretching the artificial grass blades, wherein the artificial grass blades can be plasticized before, during and/or after the stretching, for instance by local heating thereof.

A device and method for measuring the thickness of a cloth when the predetermined pressing force is applied to the cloth. A device for measuring a cloth thickness includes a stationary part having a base surface; a movable member having a pressing end to press a cloth against the base surface; a movable member driving mechanism to move the movable member linearly without rotating around itself from an initial position up to an over-pressing position where the pressing end presses the cloth against the base surface with a force exceeding the predetermined pressing force; a load cell for detecting a force with which the pressing end presses the cloth against the base surface; and a pulse coder for detecting the space between the base surface and the pressing end when a force value detected by the load cell reaches the predetermined pressing force.

A thread removal tool for getting rid of loose thread pieces, thread ends, etc. from textiles, fabric, cloth and the like, for example, after ripping open a previously produced seam, contains a thread removal head (3). The thread removal head can be located at one end of a shaft or a handle part (1) and is configured to take hold of loose thread pieces or thread fragments, without itself becoming attached to an underlying textile item, a piece of cloth or the like. The thread removal head can have an uneven surface, e.g., contain bumps (5), to grasp loose thread pieces and thread fragments. Furthermore, or alternatively, it can be made of or have a surface layer made of a material which has a certain sticking or fastening action on such loose thread pieces and thread fragments.

A portable apparatus is removably and communicatively connectable to a network device to communicate authentication or authorization credentials of a user in connection with the user logging into or entering into a transaction with a network site. The apparatus includes a communications port to connect and disconnect the apparatus to and from the network device and to establish a communication link with the network device when connected thereto. A processor receives a secure message from the network security server via the port. The message has a PIN for authenticating the user to the network site, and is readable only by the apparatus. The processor either transfers, via the port, the received PIN to an application associated with the network site that is executing on the network device or causes the apparatus to display the received PIN for manual transfer to the application associated with the network site.

An exercise device (20) includes a frame (22) and a drive mechanism (100) attached to the frame. The drive mechanism includes a first shaft (122) having a first fixed gear (128) and a second shaft (124) having a second fixed gear (130). The first fixed gear and the second fixed gear are mechanically linked to cause the first shaft to rotate in an opposite direction than the second shaft. A first linear input is mechanically linked to the first shaft and a second linear input is mechanically linked to the second shaft.