A circuit for speed monitoring of an electric motor comprises a circuit for generating a time-frame signal, a circuit for receiving a first signal from a chopper driver circuit designed to drive the electric motor, a circuit for detecting chopper pulses in the first signal, a pulse counter, and a circuit for at least one of outputting and evaluating a state of the pulse counter, after the inactive state of the time-frame has been indicated. The time-frame signal indicates when a time-frame of predefined length changes from an inactive state to an active state and indicates when the time-frame changes back from the active state to the inactive state. The pulse counter is designed to count the detected chopper pulses while the active state is indicated by the circuit for generating the time-frame signal.

The present application discloses a control circuit for a power tool and a method for manipulating the power tool. The control circuit has a detection circuit for battery packs, a calculating control circuit, a battery capacity indicating circuit for indicating the calculation result of the battery capacity, and a current measure and calculating circuit for measuring the current flowing through motors. The calculation result further includes the voltages consumed by the battery pack internally and the discharge loop. The method for manipulating the power tool includes pressing the switch to electrically connect the motor and the battery pack, measuring the parameters of the battery pack and allowing the motor to operate or not according the measured parameters. Further, after the motor is in operation, the battery capacity is calculated and the results are displayed.

An integrated circuit for controlling an electric motor, which has a primary component with a coil and a permanently magnetic secondary component cooperatively connected via an air gap to the primary component, has a semiconductor substrate in which are integrated a microcontroller and/or a pre-amplifier for controlling the coil of the electric motor. For detecting the position of the permanently magnetic secondary component, at least two magnetic field sensors with their measurement axes aligned crosswise relative to each other are integrated in the semiconductor substrate.

A control circuit for a fan includes a fan controller, a switch controller, and a frequency detector. When a pulse-width modulation (PWM) signal output pin of the fan controller outputs PWM signals, the frequency detector outputs a high level signal, connecting an input pin of the switch controller to an output pin of the switch controller. The fan receives the PWM signal. When the PWM signal output pin of the fan controller does not output PWM signals, the frequency detector outputs a low level signal, such that the output pin of the switch controller does not output any signal. In this state, the fan receives a high level signal through a resistor and a power supply, enabling the fan to continue operating.

A rotation speed control circuit is disclosed. The rotation speed control circuit includes a temperature-controlled voltage duty generator, a pulse-width signal duty generator, a multiplier and a rotation speed signal generator. The temperature-controlled voltage duty generator converts temperature-controlled voltage to digital temperature-controlled voltage and executes linear interpolation operation according to a first setting data so as to output temperature-controlled voltage duty signal. The pulse-width signal duty generator coverts pulse-width input signal to a digital pulse-width input signal and executes linear interpolation operation according to a second setting data so as to output a pulse-width duty signal. The temperature-controlled voltage duty signal and the pulse-width duty signal are executed for multiplication by the multiplier so as to output mixing-duty signal. The rotation speed generator receives the mixing-duty signal and a third setting data, and executes a minimum output duty operation so as to output a pulse-width output signal.

A surgical stapling device and method for joining tissue portions are provided including a handle assembly, an elongate body extending from the handle assembly, a cartridge assembly supported on a distal end of the elongate body, and an anvil assembly at a distal end of the surgical stapling device. The anvil assembly includes a shaft for removably coupling the anvil assembly to the cartridge assembly and a head pivotally mounted to a distal end of the shaft. A sleeve member is slidably disposed about the shaft of the anvil assembly and is transitionable between a first position, where the sleeve member engages the head of the anvil assembly to secure the head in an un-tilted condition, and a second position, where the sleeve member is disengaged from the head of the anvil assembly to allow the head to tilt.

A surgical stapling device for joining tissue portions includes a handle assembly, and a tubular body portion having a staple cartridge assembly containing a plurality of surgical staples in an annular array. The surgical stapling device includes an anvil assembly having a shaft for removably connecting the anvil assembly to the tubular body portion. The anvil assembly and the tubular body portion are juxtaposed with respect to one another along the shaft and are arranged so as to be approximated with respect to one another. The surgical stapling device includes a buttress material supported by the tubular body portion and disposed between the anvil assembly and the staple cartridge assembly. The surgical stapling device includes a suture material that is adapted for engagement with the tubular body portion and the buttress material to secure the buttress material to the tubular body portion.

A surgical stapling instrument includes a staple cartridge assembly having a plurality of rows of staple receiving slots and an anvil assembly having a plurality of rows of staple forming recesses. The staple cartridge assembly, the anvil assembly, or both have one or more attachment members overmolded thereon. A staple line reinforcement material is attached to the attachment members.

A surgical stapling device is provided having a shell assembly including an outer housing portion having areas of varying wall thicknesses. Individual staple pockets in a row of staple pockets are positioned in areas of thinner wall thicknesses. Areas of increased wall thicknesses form longitudinally extending strengthening ribs along an inner surface of the outer housing portion. The longitudinally extending strengthening ribs may be solid, indented in the wall of the outer housing portion and or bisected by a slot extending through the outer housing portion.

Circular stapling instruments and anvil assemblies. The anvil assemblies may have collapsible anvil support members that may be inserted through an opening in a patient and then expanded to be attached to an anvil plate assembly that has a staple-forming surface thereon. The anvil support member is attachable to the anvil plate assembly in such a way that when the anvil assembly is coupled to the stapling head of a circular stapler, the staple-forming surface is in substantial registry with the staples supported in the stapling head. A variety of different anvil support members and anvil plate assemblies are disclosed. Various embodiments have a tissue-piercing feature.

A circular stapling instrument including a stapling forming assembly that is actuated independently from actuation of the cutting assembly is provided. The instrument includes a handle assembly, an elongate body extending from the handle assembly, a cartridge assembly mounted on a distal end of the elongate body. The cartridge assembly includes a pusher and a knife assembly. The knife assembly is selectively fixed relative to the pusher.

A D/A conversion circuit with a small area is provided. In the D/A conversion circuit, according to a digital signal transmitted from address lines of an address decoder, one of four gradation voltage lines is selected. A circuit including two N-channel TFTs is connected in series to a circuit including two P-channel TFT, and a circuit including the circuits connected in series to each other is connected in parallel to each of the gradation voltage lines. Further, an arrangement of the circuit including the two N-channel TFTs and the circuit including the two P-channel TFTs is reversed for every gradation voltage line. By this, the crossings of wiring lines in the D/A conversion circuit becomes small and the area can be made small.

A display device has a video circuit for pixels arranged in a matrix. The video circuit includes a digital data store section; a transfer-data processing section for generating a data signal at a time assigned to one of gray scale levels for the data in synchronism with a supplied clock; a gray-scale voltage generator for generating gray-scale voltages; a selection gate circuit for successively generating gate pulses associated with the gray-scale voltages, in synchronism with the clock; and a gray-scale voltage selector circuit for receiving the data signal via a selection-data transfer line provided for each of plural columns of the pixels, and for successively selecting the gray-scale voltages from the gray-scale voltage generator, in synchronism with the gate pulses. The gray-scale voltage selector circuit outputs as the video signal, one of the gray-scale voltages selected from the successively selected gray-scale voltages in synchronism with the data signal.

The present invention relates to a defect inspection apparatus for inspecting defects in patterns formed on a semiconductor device, on the GUI of which for the confirmation of the inspection results an area is provided for displaying any one of or facing each other the features amount of defects, and the image during inspection or the reacquired image, and on the GUI of which a means is provided for setting the classification class and importance of the defects, and based on the classification class and the importance of the defects information set by this setting means, the classification conditions or the defect judging conditions are automatically or manually set so that the inspection conditions may be set easily.

A blood circuit assembly for a dialysis unit may include an organizing tray, a pair of pneumatic pumps mounted to the organizing tray for circulating blood received from a patient through a circuit including a dialyzer unit and returned to the patient, an air trap mounted to the organizing tray arranged to remove air from blood circulating in the circuit, a pair of dialyzer connections arranged to connect to the inlet and outlet of a dialyzer unit, and a pair of blood line connectors, one inlet blood line connector for receiving blood from the patient and providing blood to the pneumatic pumps and the other outlet blood line connector for returning blood to the patient.

A temperature-compensated laser driving circuit for driving a laser component is provided. The temperature-compensated laser driving circuit includes: a temperature compensation circuit, configured to generate a second current based on a first current and a temperature-independent current; and a modulation current generating circuit, configured to generate a modulation current based on the second current, and calibrate optical power output of the laser component based on the modulation current. The first current is proportional to the absolute temperature. The second current and the first current have a slope relative to the absolute temperature respectively, and the slope of the second current relative to the absolute temperature is larger than of the slope of the first current relative to the absolute temperature.

A method for providing a feedback circuit for a three dimensional projector. First and second input devices and a sensor for determining the rotational speed of the second input device are provided. A control device for controlling the rotational speed of the second input device and a phase locked loop (PLL) are provided. A phase reference signal is created based on the signal rate of the first input device. A phase signal is created based on the rotational speed of the second input device. The PLL compares the phase reference signal and the phase feedback signal to determine whether the first input device and the second input device are synchronized. A signal is sent to the control device for the second input device to change the rotational speed of the second input device in response to determining that the first input device and the second input device are not synchronized.

A light source for a photonic integrated circuit may comprise a reflection coupling layer formed on a substrate in which an optical waveguide is provided, at least one side of the reflection coupling layer being optically connected to the optical waveguide; an optical mode alignment layer provided on the reflection coupling layer; and/or an upper structure provided on the optical mode alignment layer and including an active layer for generating light and a reflection layer provided on the active layer. A light source for a photonic integrated circuit may comprise a lower reflection layer; an optical waveguide optically connected to the lower reflection layer; an optical mode alignment layer on the lower reflection layer; an active layer on the optical mode alignment layer; and/or an upper reflection layer on the active layer.

In a driving circuit, one output circuit has a scanning signal line, a first transistor which controls electrical connection between the scanning signal line and a clock signal line which has a gate connected to a first node, the first node which is at an active potential in a first time period including a time period during which the active potential is output to the scanning signal line, a second transistor which electrically connects the first node and an inactive signal line which has a potential to open the transistor in a second time period other than the first time period, and the second transistor has a gate connected to a second node, wherein the second node has two kinds of timings to be charged for retaining the active potential.

A stage circuit and a scan driver using the same that is capable of concurrently (e.g., simultaneously) or progressively supplying a scan signal to a plurality of scan lines. The stage circuit includes a progressive driver and a concurrent driver.

A scanning circuit, comprising first signal lines, second signal lines, third signal lines, a drive unit configured to drive the first signal lines, first buffers configured to drive the second signal lines in accordance with signals of the first signal lines, second buffers configured to drive the third signal lines in accordance with the signals of the first signal lines, and a shift register having a first part to be driven by signals of the second signal lines and a second part to be driven by signals of the third signal lines, wherein the first to third signal lines include two signal lines arranged in parallel to each other and configured to transmit the in-phase signals.

A shift register, comprising a plurality of shift register sub-units connected in cascade, each of the plurality of shift register sub-units comprising first to third TFTs, an eleventh TFT, a first capacitor and a first reset control module for controlling the second TFT to be turned on or off. Besides the shift register sub-unit at a first stage, for each of the shift register sub-units at other stages, the second TFT gate control terminal thereof is connected to the third TFT gate control terminal of the shift register sub-unit at a previous stage. Accordingly, a gate driving circuit comprising the shift register and a display comprising the gate driving circuit are provided. Compared with the prior art, reliability of the shift register is highly improved and area occupied by the shift register is smaller.

A shift register includes a plurality of stages of unit circuits each including a flip-flop. Each of the unit circuits generates, by obtaining a sync signal in accordance with an output from the flip-flop, an output signal. The flip-flop includes a first switch and a second switch and a latch circuit for latching a signal supplied thereto and outputting the signal as the output from the flip-flop. A first shift direction signal is supplied to the latch circuit via the first switch, and the second shift direction signal is supplied to the latch circuit via the second switch. In each unit circuit other than those of the first and last stages, an output signal from a previous stage is supplied to a control terminal of the first switch, and an output signal from a subsequent stage is supplied to a control terminal of the second switch.

A shift register of a gate driving circuit includes a pull-up unit for pulling up a first output signal and a first gate signal to a high voltage level according to a driving voltage and a high-frequency clock signal, a start-up unit for transmitting a second gate signal, an energy-store unit for providing the driving voltage to the pull-up unit according to the second gate signal, a first discharging unit for pulling down the driving voltage to a first voltage level according to a first control signal, a first leakage-preventing unit for turning off the first discharging unit when the first gate signal reaches the high voltage level, a first pull-down unit for respectively pulling down the first output and first gate signals to the first and a second voltage levels according to the first control signal, and a first control unit for generating the first control signal.

The present invention provides a shift register unit, a shift register circuit, an array substrate and a display device, and relates to the area of display manufacturing. The time of the bias working on the de-noising transistor can be reduced without affecting the circuit stability, so that the operational lifespan of the device can be extended. A shift register comprises: a capacitor, a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, a sixth transistor, a de-noising control model. The present invention is used for manufacturing displays.

A shift register circuit includes a first shift register string and a second shift register string. The first shift register string is configured to receive a first start signal and output a first-stage control signal. The second shift register string, electrically connected to the first shift register string, is configured to receive the first-stage control signal and a second start signal and output the first pulse of a first-stage scan signal according to the first-stage control signal and the second start signal and consequently output the second pulse of the first-stage scan signal according to the second start signal; wherein the first and second pulses are configured to have different pulse widths. A driving method of a shift register circuit is also provided.

A reset circuit for Gate Driver on Array, an array substrate and a display is used for increasing reliability and long-term stability of a GOA circuit and thus improving performance of the GOA circuit. The GOA reset circuit includes a first electronic switch circuit (301) connected to an input terminal of a GOA unit of the Gate Driver on Array (INPUT); and a second electronic switch circuit connected to an output terminal of the GOA unit (OUTPUT), wherein the first electronic switch circuit (301) is connected to a low level signal terminal and is switched on to connect the low level signal terminal to a reset terminal of the GOA unit (RESET) when the input terminal of the GOA unit (INPUT) is at a high level; and the second electronic switch circuit (302) is connected to a high level signal terminal and is switched on to connect the high level signal terminal to the reset terminal of the GOA unit (RESET) when the output terminal of the GOA unit (OUTPUT) is at a high level.

To suppress malfunctions in a shift register circuit. A shift register having a plurality of flip-flop circuits is provided. The flip-flop circuit includes a transistor 11, a transistor 12, a transistor 13, a transistor 14, and a transistor 15. When the transistor 13 or the transistor 14 is turned on in a non-selection period, the potential of a node A is set, so that the node A is prevented from entering into a floating state.

A method and system for synchronizing the output signal phase of a plurality of frequency divider circuits in a local-oscillator (LO) or clock signal path is disclosed. The LO path includes a plurality of frequency divider circuits and a LO buffer for receiving a LO signal coupled to the plurality of frequency divider circuits. The method and system comprise adding offset voltage and setting predetermined state to each of the frequency divider circuits; and enabling the frequency divider circuits. The method and system includes enabling the LO buffer to provide the LO signal to the frequency divider circuits after they have been enabled. When the LO signal drives each of the frequency divider circuits, each of the frequency divider circuits starts an operation. Finally the method and system comprise removing the offset voltage from each of the frequency divider circuits to allow them to effectively drive other circuits.

A stage constituent circuit of a display device drive circuit includes a first-node to a third-node, a thin-film transistor that changes a potential of a scanning signal toward a VDD potential when a potential of the first-node is in a HIGH level, a thin-film transistor that changes a potential of a different stage control signal toward a potential of a clock when a potential of the second-node is in the HIGH level, a capacitor between the first-node and the second-node, and a capacitor between the second-node and the third-node. The potential of the first-node is raised on the basis of a different stage control signal output from the stage constituent circuit in the different stage, and then the potential of the second-node and a potential of the third-node are sequentially raised. Herein, an amplitude of the clock is set to be smaller than an amplitude of the scanning signal.

To provide a pulse signal output circuit and a shift register which have lower power consumption, are not easily changed over time, and have a longer lifetime. A pulse signal output circuit includes a first input signal generation circuit; a second input signal generation circuit; an output circuit which includes a first transistor and a second transistor and outputs a pulse signal in response to a signal output from the first and second input signal generation circuits; a monitor circuit which obtains the threshold voltages of the first and second transistors; and a power supply output circuit which generates a power supply potential raised by a potential higher than or equal to a potential which is equal to or substantially equal to the threshold voltage and supplies the power supply potential to the first and second input signal generation circuits. A shift register includes the pulse signal output circuit.

Disclosed herein is a shift register circuit that is formed on an insulating substrate with thin film transistors having channels of the same conductivity type and includes shift stages, each of the shift stages including: a first thin film transistor; a second thin film transistor; a 3(1)-th thin film transistor; a 3(2)-th thin film transistor; a 4(1)-th thin film transistor; a 4(2)-th thin film transistor; a fifth thin film transistor; and a sixth thin film transistor.

An active level shift (ALS) driver circuit and a liquid crystal display apparatus including the ALS driver circuit are disclosed. The ALS driver circuit includes an input unit configured to apply a first polarity voltage to a first node and to apply a second polarity voltage to a second node, a level compensation unit configured to adjust the voltages of the first node and the second node, and an output unit configured to alternately output a first power voltage and a second power voltage according to the adjusted voltages of the first and second nodes.

An open loop clock divider circuit includes (a) a first divider configured to receive an incoming clock signal and output a first divided clock signal, (b) a flying-adder synthesizer configured to fractionally divide the first divided clock signal and output a fractionally divided clock signal, and (c) a second divider configured to receive the fractionally divided clock signal and output a second divided clock signal. The open loop clock divider circuit advantageously provides a fractional divider in which there is no feedback loop between the source frequency (fs) and the destination frequency (fd). Methods of generating a divided clock signal involving the open loop clock divider circuit are also disclosed.

A flip-flop includes: a first, second, third, and fourth transistors; input terminals; and first and second output terminals, the first and second transistors constituting a first CMOS circuit such that gate terminals are connected and drain terminals are connected, the third and fourth transistors constituting a second CMOS circuit such that gate terminals are connected and drain terminals are connected, the first output terminal connected to a gate side of the first CMOS circuit and a drain side of the second CMOS circuit, the second output terminal connected to a gate side of the second CMOS circuit and a drain side of the first CMOS circuit, at least one input transistor included in the group of the first through fourth transistors, a source terminal of the input transistor being connected to one of the input terminals. This can provide a further compact flip-flop.

An output thin film transistor threshold voltage offset compensation circuit, a GOA circuit, and a display. The circuit includes: a first capacitor, comprising a first electrode and a second electrode, the first electrode being connected to the gate of an output thin film transistor and receiving a charge signal, the second electrode being connected to the drain of the output thin film transistor, the first capacitor being used for, under the action of the charge signal, making the first electrode and the second electrode have a same voltage, so that a voltage difference between the drain and the source of the output thin film transistor is equal to a threshold voltage thereof; a first switch unit, connected to the drain and the source of the output thin film transistor, and opening under the action of a first clock signal, so that a voltage difference between the gate and the source of the output thin film transistor is equal to the threshold voltage thereof.

The present invention relates to a liquid crystal display (LCD) device. More particularly, the present invention relates to an LCD device including a thin film transistor (TFT) compensation circuit in an LCD device which implements a driving circuit by using an oxide TFT, the LCD device capable of compensating for degraded characteristics of a TFT due to threshold voltage shift. As the compensation circuit including a dummy TFT is formed on a non-active area of the LC panel, the degree of threshold voltage shift of the DT due to a DC voltage can be sensed. Based on the sensed result, a threshold voltage of a second TFT can be compensated. This can reduce lowering of a device characteristic.

A stage circuit including an output unit for supplying first or second power source to an output terminal is disclosed. The stage circuit may comprise a bidirectional driver for respectively supplying signals supplied to first and second input terminals, a first driver, and a second driver. The second driver controls the output unit to output the second power source to the output terminal without any voltage loss, corresponding to a second clock signal.

A shift register unit comprises: a first transistor, a pulling-up close unit, a pulling-up start unit, a first pulling-up unit, a second pulling-up unit, a trigger unit, and an output unit. A shift register circuit, an array substrate and a display device are also provided. The shift register unit, the shift register circuit, the array substrate and the display device can reduce drift of a gate threshold voltage of a gate line driving transistor and improve operation stability of devices.

To suppress malfunctions in a shift register circuit. A shift register having a plurality of flip-flop circuits is provided. The flip-flop circuit includes a transistor 11, a transistor 12, a transistor 13, a transistor 14, and a transistor 15. When the transistor 13 or the transistor 14 is turned on in a non-selection period, the potential of a node A is set, so that the node A is prevented from entering into a floating state.

A latch circuit includes a latch unit and a clock propagation suppressing unit. The latch circuit holds and outputs input data of 0 or 1. The clock propagation suppressing unit compares the input data input to the latch unit with output data output from the latch unit. When it is detected that the input data matches the output data at 0, or that the input data matches the output data at 1, an externally input clock signal is prevented from propagating to the latch unit.

A method for quickly calibrating a memory interface circuit from time to time in conjunction with operation of a functional circuit is described. The method uses controlling the memory interface circuit with respect to read data capture for byte lanes, including controlling CAS latency compensation for the byte lanes. In the method control settings for controlling CAS latency compensation are determined and set according to a dynamic calibration procedure performed from time to time in conjunction with functional operation of a circuit system containing one or more memory devices connected to the memory interface circuit. In the method, determining and setting the control settings for controlling CAS latency compensation is performed independently and parallely in each of the byte lanes.

A bridge output circuit includes an output terminal, a high side transistor, a low side transistor, a high side driver for controlling a gate voltage of the high side transistor, a low side driver for controlling a gate voltage of the low side transistor, and a controller for controlling the high side and low side drivers. The low side driver includes a first current source, a second current source, and a first assist circuit. The controller is configured to control the turning-on and turning-off states of the first current source, the second current source and the first assist circuit.

There is provided an input buffer circuit having hysteresis characteristics. The input buffer circuit includes: a first operating unit performing a NOR operation on an input signal and a first signal; a second operating unit performing a NAND operation on the input signal and a second signal; and an inverting unit inverting outputs of the first and second operating units to generate a second signal and a first signal, respectively, wherein reference levels of the first and second operating units determining a high or low level of the input signal are set to be different.

Multi-threshold flash Null Convention Logic (NCL) includes one or more high threshold voltage transistors within a flash NCL gate to reduce power consumption due to current leakage by transistors of the NCL gate. High-threshold voltage transistors may be added and/or may be used in place of one or more lower voltage threshold transistors of the NCL gate. A high-Vt device is included in the pull-up path to reduce power when the flash NCL logic gate is in the null state.

Magnetoelectronic (ME) logic circuits and methods of operating the same are disclosed. Microsystems of different circuits made from different types of ME devices can be constructed and employed in applications such as sensors, smart dust, etc.

Techniques for reducing scan overhead in a scannable flop tray are described herein. In one embodiment, a scan circuit for a flop tray comprises a tri-state circuit configured to invert an input data signal and output the inverted data signal to an input of a flip-flop of the flop tray in a normal mode, and to block the data signal from the input of the flip-flop in a scan mode. The scan circuit also comprises a pass gate configured to pass a scan signal to the input of the flip-flop in the scan mode, and to block the scan signal from the input of the flip-flop in the normal mode.

Methods and circuits related to a driving circuit with zero current shutdown are disclosed. In one embodiment, a driving circuit with zero current shutdown can include: a linear regulating circuit that receives an input voltage source, and outputs an output voltage; a start-up circuit having a threshold voltage, the start-up circuit receiving an external enable signal; a first power switch receiving both the output voltage of the linear regulating circuit and the external enable signal, and that generates an internal enable signal, the internal enable signal being configured to drive a logic circuit; when the external enable signal is lower than a threshold voltage, the driving circuit is not effective; when the external enable signal is higher than the threshold voltage, the start-up circuit outputs a first current; and where the output voltage at the first output terminal is generated by the linear regulating circuit based on the first current.

A semiconductor integrated circuit includes: a main-interconnect to which supply voltage or reference voltage is applied; a plurality of sub-interconnects; a plurality of circuit cells configured to be connected to the plurality of sub-interconnects; a power supply switch cell configured to control, in accordance with an input control signal, connection and disconnection between the main-interconnect and the sub-interconnect to which a predetermined one of the circuit cells is connected, of the plurality of sub-interconnects; and an auxiliary interconnect configured to connect the plurality of sub-interconnects to each other.

A system and methods that generates a physical unclonable function (“PUF”) security key for an integrated circuit (“IC”) through use of equivalent resistance variations in the power distribution system (“PDS”) to mitigate the vulnerability of security keys to threats including cloning, misappropriation and unauthorized use.