de

Method and system for semiconductor design hierarchy analysis and transformation

A method and apparatus for partitioning of the input design into repeating patterns called template cores for the application of reticle enhancement methods, design verification for manufacturability and design corrections for optical and process effects is accomplished by hierarchy analysis to extract cell overlap information. Also hierarchy analysis is performed to extract hierarchy statistics. Finally template core candidates are identified. This allows to the design to be made amenable for design corrections or other analyses or modifications that are able to leverage the hierarchy of the design since the cell hierarchy could otherwise be very deep or cells could have significant overlap with each other.




de

Automated integrated circuit design documentation

A method of creating a datasheet includes obtaining integrated circuit data from at least one data source, creating a data structure including the integrated circuit data obtained from the at least one data source, and creating a datasheet using data contained in the data structure. The datasheet is created in a human-readable format.




de

Network synthesis design of microwave acoustic wave filters

Methods for the design of microwave filters comprises comprising preferably the steps of inputting a first set of filter requirements, inputting a selection of circuit element types, inputting a selection of lossless circuit response variables, calculating normalized circuit element values based on the input parameters, and generate a first circuit, insert parasitic effects to the normalized circuit element values of the first circuit, and output at least the first circuit including the post-parasitic effect circuit values. Additional optional steps include: requirements to a normalized design space, performing an equivalent circuit transformation, unmapping the circuit to a real design space, performing a survey, and element removal optimization. Computer implement software, systems, and microwave filters designed in accordance with the method are included.




de

Prediction of dynamic current waveform and spectrum in a semiconductor device

A method for accurately determining the shape of currents in a current spectrum for a circuit design is provided. The method includes determining timing and power consumption characteristics. In one embodiment, timing characteristics are provided through a electronic design automation tool. The timing characteristics yield a current pulse time width. In another embodiment, power consumption characteristics are provided by an EDA tool. The power consumption characteristics yield a current pulse amplitude. The shape of the current pulse is obtained by incrementally processing a power analyzer tool over relatively small time increments over one or more clock cycles while capturing the switching nodes of a simulation of the circuit design for each time increment. In one embodiment, the time increments are one nanosecond or less.




de

Early design cycle optimization

Some example embodiments include a computer-implemented method for designing an integrated circuit. The computer-implemented method includes receiving a hierarchical network design for the integrated circuit, wherein the hierarchical design comprises a number of components that are coupled together. The computer-implemented method includes detecting that a component of the number of components has at least one of failed timing and incomplete timing based on a problem that comprises at least one of a missing assertion, one or more missing latches, a source driver having an input source slew that is greater than a source slew limit threshold, and a sink having an input sink slew that is greater than a sink slew limit threshold. The computer-implemented method includes replacing the component with a different component that is independent of the problem and testing others components of the number of components based on the different component.




de

DRC format for stacked CMOS design

The present disclosure relates a method of performing a design rule checking (DRC) procedure on a multi-tiered integrated chip. In some embodiments, the method is performed by defining layer databases for a plurality of tiers within a multi-tiered integrated chip. The layer databases respectively identify design layers within an associated tier. A DRC (design rule checking) deck is then generated, which defines one or more individual design layer definitions as a function of a plurality of layer databases, so that the one or more individual design layer definitions are defined for a plurality of tiers. One or more design rules for the one or more individual design layer definitions are defined within the DRC deck. Since the individual design layer definitions are defined as functions of the plurality of layer databases, the design rules apply to the plurality of tiers.




de

Load balancing on hetrogenous processing cluster based on exceeded load imbalance factor threshold determined by total completion time of multiple processing phases

Methods and systems for managing data loads on a cluster of processors that implement an iterative procedure through parallel processing of data for the procedure are disclosed. One method includes monitoring, for at least one iteration of the procedure, completion times of a plurality of different processing phases that are undergone by each of the processors in a given iteration. The method further includes determining whether a load imbalance factor threshold is exceeded in the given iteration based on the completion times for the given iteration. In addition, the data is repartitioned by reassigning the data to the processors based on predicted dependencies between assigned data units of the data and completion times of a plurality of the processers for at least two of the phases. Further, the parallel processing is implemented on the cluster of processors in accordance with the reassignment.




de

Magnetic tunnel junction device and fabrication

A method of forming a magnetic tunnel junction (MTJ) device includes forming a first MTJ cap layer on a MTJ structure. The first MTJ cap layer includes a first non-nitrified metal. The method also includes forming a second MTJ cap layer over the first MTJ cap layer. The second MTJ cap layer includes a second non-nitrified metal. The method further includes forming a top electrode layer over the second MTJ cap layer. The second MTJ cap layer is conductive and configured to reduce or prevent oxidation.




de

Circuit design support method, computer product, and circuit design support apparatus

A circuit-design support method includes obtaining information for a circuit having a logic circuit in which signal lines are connected to input terminals, signals of the signal lines being output via the logic circuit; obtaining information concerning a control circuit that has a first flip-flop for scanning and that can control a value of a given signal line by a value set by the first flip-flop; selecting, based on the circuit information, a second flip-flop at an output destination of a signal from the logic circuit, among second flip-flops of the circuit; and generating, based on the control circuit information, information indicating a serial connection of the control circuit between an output source of the signal of the given signal line and the given signal line and a connection of a data input terminal of the first flip-flop and an output terminal of the selected second flip-flop.




de

Integrated circuit design verification through forced clock glitches

A technique for determining whether an integrated circuit design is susceptible to glitches includes identifying storage elements in an original register-transfer level (RTL) file of the integrated circuit design and identifying clock signals for each of the storage elements in the original RTL file. The technique also includes generating respective assertions for each of the identified clock signals and identifying potential glitchy logic in respective clock paths for each of the identified clock signals. Finally, the technique includes inserting, at the potential glitchy logic, glitches in each of the respective clock paths of the original RTL file to provide a modified RTL file and executing an RTL simulation using the modified RTL file and the respective assertions.




de

Fabrication of a magnetic tunnel junction device

A magnetic tunneling junction device and fabrication method is disclosed. In a particular embodiment, a non-transitory computer-readable medium includes processor executable instructions. The instructions, when executed by a processor, cause the processor to initiate deposition of a capping material on a free layer of a magnetic tunneling junction structure to form a capping layer. The instructions, when executed by the processor, cause the processor to initiate oxidization of a first layer of the capping material to form a first oxidized layer of oxidized material.




de

Methods, systems, and articles of manufacture for implementing physical design using force models with custom connectivity

Disclosed are methods, systems, and articles of manufactures for implementing physical designs by using multiple force models to iteratively morph a layout decomposition. In addition to attractive force model(s) or repulsive force model(s), the physical implementation also uses a containment force model for grouping multiple design blocks or for confining a node of a cell within the boundary of a container. Another aspect is directed at deriving a first force model at the first hierarchical level from a second force model at the second hierarchical level by directly modifying the second model based at least in part on characteristic(s) of the first hierarchical level and of the second hierarchical level. In a design with multiple hierarchies, a cell-based force model is also used to ensure child nodes of a parent cell stay within a close proximity of the parent node of the parent cell.




de

Routing interconnect of integrated circuit designs with varying grid densities

Routing methods for an integrated circuit design layout are disclosed. The layout can include design netlists and library cells. A multiple-level global routing can generate topological wire for each net. An area oriented graph-based detail routing on the design can be performed. A post route optimization after the detail routing can be performed to further improve the routing quality. Some methods can be single threaded all or some of the time, and/or multi-threaded some or all of the time.




de

Density-based integrated circuit design adjustment

The disclosed technology is related to adjusting an integrated circuit design while accounting for a local density of the design. In particular exemplary embodiments, a local density value for a layout design that defines a plurality of geometric shapes is derived. Subsequently, one or more of the geometric shapes are adjusted such that the local density value is preserved. With some implementations, the local density value is preserved if the adjusted local density value is within a threshold amount of the derived local density value.




de

Defect injection for transistor-level fault simulation

Aspects of the invention relate to techniques of defect injection for transistor-level fault simulation. A circuit element in a circuit netlist of a circuit is first selected for defect injection. Next, a defect is determined based on whether the selected circuit element is a design-intent circuit element or a parasitic circuit element. After the defect is determined, the defect is injected into the circuit netlist and then the circuit is simulated.




de

Low-VOC cleaning substrates and compositions comprising a cationic biocide and glycol ether solvent

A cleaning composition for sanitizing and/or disinfecting hard surfaces, comprising: a cationic biocide, surfactant and low levels of VOC solvents. The cleaning composition is adapted to clean a variety of hard surfaces without leaving behind a visible residue and creates low levels of streaking and filming on the treated surface. The cleaning composition contains less than 5% by weight of VOCs. The cleaning composition may be used alone as a liquid or spray formulation or in combination with a substrate, for example, a pre-loaded cleaning wipe.




de

Liquid detergent composition

A liquid detergent composition containing (A) 10 to 70 mass % of a nonionic surfactant, (B) 1 to 15 mass % of an anionic surfactant, (C) 0.01 to 2 mass % of a protease, and (D) 0.001 to 0.1 mass % of at least one compound selected from the group consisting of thiazole-based compounds and sulfur-containing amino acids.




de

Rinse-off compositions comprising lactoyl ethanolamine and a menthanecarboxamide compound

A rinse-off composition, such as a shampoo, hair conditioner or shower gel, comprising a rinse-off composition base, lactoyl ethanolamine and at least one compound selected from the group consisting of N-(4-cyanomethylphenyl) p-menthanecarboxamide and N-(2-pyridin-2-ylethyl) p-menthanecarboxamide. The compositions provide a pleasant, long-lasting cooling sensation.




de

Ferric hydroxycarboxylate as a builder

The use of ferric hydroxycarboxylate as a chelator and builder for cleaning compositions is disclosed. The cleaning composition may be formulated for warewashing, laundering, and for other means of removing soils and includes a ferric hydroxycarboxylate, an alkalinity source and a surfactant system. The cleaning composition has a pH of between about 9 and about 12.




de

Particle defoamer comprising a silicone emulsion and process for preparing same

A process for preparing a particle defoamer. The particle defoamer of 55%-75% of a carrier, 15%-35% of a silicone emulsion, 3%-10% of a texturing agent and 2%-10% of a solvent, based on the total weight of the particle defoamer; the process for preparing the particle defoamer is: (1)first adding a carrier A1 into a mixer, and then adding thereto a silicone emulsion B1, and stirring uniformly; (2)adding a carrier component A2 to the mixture obtained in (1), and stirring uniformly; (3)adding a silicone emulsion B2 to the mixture obtained in (2), and, after uniformly stirring, adding the solvent thereto and stirring uniformly; and (4)pelleting and drying by baking the mixture obtained in(3), so as to produce the product.




de

Non-corrosive oven degreaser concentrate

The invention relates to a non-corrosive degreasing concentrate and ready to use formulation. In particular, non-corrosive compositions capable of removing polymerized grease as effectively as some alkali metal hydroxide (i.e. caustic) based degreasers without requiring the use of personal protective equipment are disclosed.




de

Method of reducing soil redeposition on a hard surface using phosphinosuccinic acid adducts

Methods employing detergent compositions effective for reducing soil redeposition and accumulation on hard surfaces are disclosed. The detergent compositions employ phosphinosuccinic acid adducts in combination with an alkalinity source and gluconic acid or salts thereof, copolymers of acrylic acid and maleic acids or salts thereof, sodium hypochlorite, sodium dichloroisocyanurate or combinations thereof.




de

Structured detergent or cleaning agent

The invention describes a stable liquid washing agent or liquid cleaning agent having a yield point and very good dispersing properties. The agents contain anionic and nonionic surfactants as well as inorganic salt and cosurfactant. The invention also relates to the use of the liquid washing agent or liquid cleaning agent, and to a method for manufacturing it.




de

Low foam media cleaning detergent

A chemical composition for cleaning a medium is provided. For some embodiments, the chemical composition comprises a nonionic surfactant, an inorganic salt, a glycol compound, a chelating agent, and deionized water. For example, the chemical composition may comprise between about 1% and 5% of nonionic surfactant, between about 2% and 6% by weight of an inorganic salt, between about 5% and 10% by weight of a glycol compound, between about 5% and 10% by weight of a chelating agent, and deionized water.




de

Low-loss superconducting devices

Low-loss superconducting devices and methods for fabricating low loss superconducting devices. For example, superconducting devices, such as superconducting resonator devices, are formed with a (200)-oriented texture titanium nitride (TiN) layer to provide high Q, low loss resonator structures particularly suitable for application to radio-frequency (RF) and/or microwave superconducting resonators, such as coplanar waveguide superconducting resonators. In one aspect, a method of forming a superconducting device includes forming a silicon nitride (SiN) seed layer on a substrate, and forming a (200)-oriented texture titanium nitride (TiN) layer on the SiN seed layer.




de

Persistent-mode high-temperature superconducting shim coils to enhance spatial magnetic field homogeneity for superconducting magnets

A persistent-mode High Temperature Superconductor (HTS) shim coil is provided having at least one rectangular shaped thin sheet of HTS, wherein the thin sheet of HTS contains a first long portion, a second long portion parallel to first long portion, a first end, and a second end parallel to the first end. The rectangular shaped thin sheet of high-temperature superconductor has a hollow center and forms a continuous loop. In addition, the first end and the second end are folded toward each other forming two rings, and the thin sheet of high-temperature superconductor has a radial build that is less than 5 millimeters (mm) and able to withstand very strong magnetic field ranges of greater than approximately 12 Tesla (T) within a center-portion of a superconducting magnet of a superconducting magnet assembly.




de

Oxide superconductor cabling and method of manufacturing oxide superconductor cabling

Disclosed are an oxide superconductor tape and a method of manufacturing the oxide superconductor tape capable of improving the length and characteristics of superconductor tape and obtaining stabilized characteristics across the entire length thereof. A Y-class superconductor tape (10), as an oxide superconductor tape, comprises a tape (13) further comprising a tape-shaped non-oriented metallic substrate (11), and a first buffer layer (sheet layer) (12) that is formed by IBAD upon the tape-shaped non-oriented metallic substrate (11); and a second buffer layer (gap layer) (14), further comprising a lateral face portion (14a) that is extended to the lateral faces of the first buffer layer (sheet layer) (12) upon the tape (13) by RTR RF-magnetron sputtering.




de

Superconducting devices with ferromagnetic barrier junctions

A superconducting memory cell includes a magnetic Josephson junction (MJJ) with a ferromagnetic material, having at least two switchable states of magnetization. The binary state of the MJJ manifests itself as a pulse appearing, or not appearing, on the output. A superconducting memory includes an array of memory cells. Each memory cell includes a comparator with at least one MJJ. Selected X and Y-directional write lines in their combination are capable of switching the magnetization of the MJJ. A superconducting device includes a first and a second junction in a stacked configuration. The first junction has an insulating layer barrier, and the second junction has an insulating layer sandwiched in-between two ferromagnetic layers as barrier. An electrical signal inputted across the first junction is amplified across the second junction.




de

Inductive fault current limiter with divided secondary coil configuration

An inductive fault current limiter (1), has a normally conducting primary coil assembly (2) with a multiplicity of turns (3), and a superconducting, short-circuited secondary coil assembly (4). The primary coil assembly (2) and the secondary coil assembly (4) are disposed at least substantially coaxially with respect to each other and at least partially interleaved in each other. The secondary coil assembly (4) has a first coil section (4a) disposed radially inside the turns (3) of the primary coil assembly (2) and a second coil section (4b) disposed radially outside the turns (3) of the primary coil assembly (2). The fault current limiter has an increased inductance ratio.




de

Superconducting electromagnet device, cooling method therefor, and magnetic resonance imaging device

A superconducting magnet device is configured to include: a refrigerant circulation flowpath in which a refrigerant (R) circulates; a refrigerator for cooling vapor of the refrigerant (R) in the refrigerant circulation flowpath; a superconducting coil cooled by the circulating refrigerant (R); a protective resistor thermally contacting the superconducting coil and having an internal space (S); a high-boiling-point refrigerant supply section for supplying a high-boiling-point refrigerant having a higher boiling point than the refrigerant (R) and frozen by the refrigerant (R) to the internal space (S) in the protective resistor; and a vacuum insulating container for at least accommodating the refrigerant circulation flowpath, the superconducting coil, and the protective resistor.




de

Layered superconductor device

A layered superconductor device includes multiple layers of a single crystal superconducting material having intermittent layers of superconducting material dispersed in a pattern with a second material such that each layer of the multiple layers a single crystal superconducting material are interconnected via superconducting material, allowing for a continuous current path, and a thickness of the superconducting material never exceeds a first predetermined thickness.




de

Superconducting magnet device and magnetic resonance imaging system

A superconducting magnet device and a magnetic resonance imaging system not only avoid the need for costly aluminum alloy formers but also lower quench pressure effectively, have a baffle covering the former and the coil, with a gap between the baffle and the coil.




de

Device and method for the densification of filaments in a long superconductive wire

A device for the high pressure densification of superconducting wire from compacted superconductor material or superconductor precursor powder particles, has four hard metal anvils (5, 6, 7, 8) with a total length (L2) parallel to the superconducting wire, the hard metal anvils borne in external independent pressure blocks (9, 10, 11), which are in turn either fixed or connected to high pressure devices, preferably hydraulic presses. At least one of the hard metal anvils is a free moving anvil (6) having clearances of at least 0.01 mm up to 0.2 mm towards the neighboring hard metal anvils (5, 8), so that no wall friction occurs between the free moving anvil and the neighboring anvils. This allows for high critical current densities Jc at reduced pressure applied to the hard metal anvils.




de

Energy storage device and operating method

In order to store excess kinetic energy, an energy storage device and an operating method are described, in which the kinetic energy can be partially converted into electrical energy by a first electric machine using at least two electric machines arranged on a shaft and can be partially converted into additional kinetic energy, such as rotational energy, by a second electric machine. The method for energy storage of excess kinetic energy provides for converting kinetic energy partially into electric energy and partially into additional kinetic energy, such as rotational energy.




de

Magnetic field generation device with alternative quench device

A magnetic field generation device for a magnetic resonance tomography apparatus has a vacuum container that encloses a magnetic coil made of superconducting material, and a conduit of a pipe system is connected with the magnetic coil so as to conduct heat. The pipe system and the conduit are filled with a coolant that places the magnetic coil in a superconducting state during normal operation of the tomography system. A valve connects the pipe system to the interior of a capture container. In the event of non-normal operation, such as a quench, evaporated coolant passes through the valve into the capture container.




de

Layered superconductor device

A layered superconductor device includes multiple layers of a single crystal superconducting material having intermittent layers of superconducting material dispersed in a pattern with a second material such that each layer of the multiple layers a single crystal superconducting material are interconnected via superconducting material, allowing for a continuous current path, and a thickness of the superconducting material never exceeds a first predetermined thickness.




de

Oxide superconductor, oriented oxide thin film, and method for manufacturing oxide superconductor

According to one embodiment, an oxide superconductor includes an oriented superconductor layer and an oxide layer. The oriented superconductor layer contains fluorine at 2.0×1016-5.0×1019 atoms/cc and carbon at 1.0×1018-5.0×1020 atoms/cc. The superconductor layer contains in 90% or more a portion oriented along c-axis with an in-plane orientation degree (Δφ) of 10 degrees or less, and contains a LnBa2Cu3O7-x superconductor material (Ln being yttrium or a lanthanoid except cerium, praseodymium, promethium, and lutetium). The oxide layer is provided in contact with a lower surface of the superconductor layer and oriented with an in-plane orientation degree (Δφ) of 10 degrees or less with respect to one crystal axis of the superconductor layer. Area of a portion of the lower surface of the superconductor layer in contact with the oxide layer is 0.3 or less of area of a region directly below the superconductor layer.




de

Automatic disclosure detection

A method of detecting pre-determined phrases to determine compliance quality is provided. The method includes determining whether at least one of an event or a precursor event has occurred based on a comparison between pre-determined phrases and a communication between a sender and a recipient in a communications network, and rating the recipient based on the presence of the pre-determined phrases associated with the event or the presence of the pre-determined phrases associated with the precursor event in the communication.




de

Email administration for rendering email on a digital audio player

Methods, systems, and computer program products are provided for email administration for rendering email on a digital audio player. Embodiments include retrieving an email message; extracting text from the email message; creating a media file; and storing the extracted text of the email message as metadata associated with the media file. Embodiments may also include storing the media file on a digital audio player and displaying the metadata describing the media file, the metadata containing the extracted text of the email message.




de

Using a physical phenomenon detector to control operation of a speech recognition engine

A device may include a physical phenomenon detector. The physical phenomenon detector may detect a physical phenomenon related to the device. In response to detecting the physical phenomenon, the device may record audio data that includes speech. The speech may be transcribed with a speech recognition engine. The speech recognition engine may be included in the device, or may be included with a remote computing device with which the device may communicate.




de

Analysis filterbank, synthesis filterbank, encoder, de-coder, mixer and conferencing system

An embodiment of an analysis filterbank for filtering a plurality of time domain input frames, wherein an input frame comprises a number of ordered input samples, comprises a windower configured to generate a plurality of windowed frames, wherein a windowed frame comprises a plurality of windowed samples, wherein the windower is configured to process the plurality of input frames in an overlapping manner using a sample advance value, wherein the sample advance value is less than the number of ordered input samples of an input frame divided by two, and a time/frequency converter configured to provide an output frame comprising a number of output values, wherein an output frame is a spectral representation of a windowed frame.




de

Decoding apparatus, decoding method, encoding apparatus, encoding method, and editing apparatus

A decoding apparatus (10) is disclosed which includes: a storing means (11) for storing encoded audio signals including multi-channel audio signals; a transforming means (40) for transforming the encoded audio signals to generate transform block-based audio signals in a time domain; a window processing means (41) for multiplying the transform block-based audio signals by a product of a mixture ratio of the audio signals and a first window function, the product being a second window function; a synthesizing means (43) for overlapping the multiplied transform block-based audio signals to synthesize audio signals of respective channels; and a mixing means (14) for mixing audio signals of the respective channels between the channels to generate a downmixed audio signal. Furthermore, an encoding apparatus is also disclosed which downmixes the multi-channel audio signals, encodes the downmixed audio signals, and generates the encoded, downmixed audio signals.




de

Systems and methods for identifying and suggesting emoticons

Computer-implemented systems and methods are provided for suggesting emoticons for insertion into text based on an analysis of sentiment in the text. An example method includes: determining a first sentiment of text in a text field; selecting first text from the text field in proximity to a current position of an input cursor in the text field; identifying one or more candidate emoticons wherein each candidate emoticon is associated with a respective score indicating relevance to the first text and the first sentiment based on, at least, historical user selections of emoticons for insertion in proximity to respective second text having a respective second sentiment; providing one or more candidate emoticons having respective highest scores for user selection; and receiving user selection of one or more of the provided emoticons and inserting the selected emoticons into the text field at the current position of the input cursor.




de

Method and apparatus for processing audio frames to transition between different codecs

A method (700, 800) and apparatus (100, 200) processes audio frames to transition between different codecs. The method can include producing (720), using a first coding method, a first frame of coded output audio samples by coding a first audio frame in a sequence of frames. The method can include forming (730) an overlap-add portion of the first frame using the first coding method. The method can include generating (740) a combination first frame of coded audio samples based on combining the first frame of coded output audio samples with the overlap-add portion of the first frame. The method can include initializing (760) a state of a second coding method based on the combination first frame of coded audio samples. The method can include constructing (770) an output signal based on the initialized state of the second coding method.




de

Encoder, decoder and methods for encoding and decoding data segments representing a time-domain data stream

An apparatus for decoding data segments representing a time-domain data stream, a data segment being encoded in the time domain or in the frequency domain, a data segment being encoded in the frequency domain having successive blocks of data representing successive and overlapping blocks of time-domain data samples. The apparatus includes a time-domain decoder for decoding a data segment being encoded in the time domain and a processor for processing the data segment being encoded in the frequency domain and output data of the time-domain decoder to obtain overlapping time-domain data blocks. The apparatus further includes an overlap/add-combiner for combining the overlapping time-domain data blocks to obtain a decoded data segment of the time-domain data stream.




de

Audio encoder, audio decoder, methods for encoding and decoding an audio signal, and a computer program

An encoder for providing an audio stream on the basis of a transform-domain representation of an input audio signal includes a quantization error calculator configured to determine a multi-band quantization error over a plurality of frequency bands of the input audio signal for which separate band gain information is available. The encoder also includes an audio stream provider for providing the audio stream such that the audio stream includes information describing an audio content of the frequency bands and information describing the multi-band quantization error. A decoder for providing a decoded representation of an audio signal on the basis of an encoded audio stream representing spectral components of frequency bands of the audio signal includes a noise filler for introducing noise into spectral components of a plurality of frequency bands to which separate frequency band gain information is associated on the basis of a common multi-band noise intensity value.




de

Thought recollection and speech assistance device

Some embodiments of the inventive subject matter include a method for detecting speech loss and supplying appropriate recollection data to the user. Such embodiments include detecting a speech stream from a user, converting the speech stream to text, storing the text, detecting an interruption to the speech stream, wherein the interruption to the speech stream indicates speech loss by the user, searching a catalog using the text as a search parameter to find relevant catalog data and, presenting the relevant catalog data to remind the user about the speech stream.




de

Dynamic language model

Methods, systems, and apparatus, including computer programs encoded on computer storage media, for speech recognition. One of the methods includes receiving a base language model for speech recognition including a first word sequence having a base probability value; receiving a voice search query associated with a query context; determining that a customized language model is to be used when the query context satisfies one or more criteria associated with the customized language model; obtaining the customized language model, the customized language model including the first word sequence having an adjusted probability value being the base probability value adjusted according to the query context; and converting the voice search query to a text search query based on one or more probabilities, each of the probabilities corresponding to a word sequence in a group of one or more word sequences, the group including the first word sequence having the adjusted probability value.




de

Language model creation device

This device 301 stores a first content-specific language model representing a probability that a specific word appears in a word sequence representing a first content, and a second content-specific language model representing a probability that the specific word appears in a word sequence representing a second content. Based on a first probability parameter representing a probability that a content represented by a target word sequence included in a speech recognition hypothesis generated by a speech recognition process of recognizing a word sequence corresponding to a speech, a second probability parameter representing a probability that the content represented by the target word sequence is a second content, the first content-specific language model and the second content-specific language model, the device creates a language model representing a probability that the specific word appears in a word sequence corresponding to a part corresponding to the target word sequence of the speech.




de

Biometric voice command and control switching device and method of use

A biometric voice command and control switching device has a microphone assembly for receiving a currently spoken challenge utterance and a reference utterance, and a voice processing circuit for creating electronic signals indicative thereof. The device further includes a memory for storing the electronic signals, and a processor for comparing the electronic signals to determine if there is a match. If there is a match, an interface circuit enables the operable control of the controlled device.